1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257
#[doc = "Reader of register MCR"] pub type R = crate::R<u32, super::MCR>; #[doc = "Writer for register MCR"] pub type W = crate::W<u32, super::MCR>; #[doc = "Register MCR `reset()`'s with value 0"] impl crate::ResetValue for super::MCR { type Type = u32; #[inline(always)] fn reset_value() -> Self::Type { 0 } } #[doc = "Possible values of the field `MICS`"] #[derive(Clone, Copy, Debug, PartialEq)] pub enum MICS_A { #[doc = "MCLK divider input clock 0 selected."] _00, #[doc = "MCLK divider input clock 1 selected."] _01, #[doc = "MCLK divider input clock 2 selected."] _10, #[doc = "MCLK divider input clock 3 selected."] _11, } impl crate::ToBits<u8> for MICS_A { #[inline(always)] fn _bits(&self) -> u8 { match *self { MICS_A::_00 => 0, MICS_A::_01 => 1, MICS_A::_10 => 2, MICS_A::_11 => 3, } } } #[doc = "Reader of field `MICS`"] pub type MICS_R = crate::R<u8, MICS_A>; impl MICS_R { #[doc = r"Get enumerated values variant"] #[inline(always)] pub fn variant(&self) -> MICS_A { match self.bits { 0 => MICS_A::_00, 1 => MICS_A::_01, 2 => MICS_A::_10, 3 => MICS_A::_11, _ => unreachable!(), } } #[doc = "Checks if the value of the field is `_00`"] #[inline(always)] pub fn is_00(&self) -> bool { *self == MICS_A::_00 } #[doc = "Checks if the value of the field is `_01`"] #[inline(always)] pub fn is_01(&self) -> bool { *self == MICS_A::_01 } #[doc = "Checks if the value of the field is `_10`"] #[inline(always)] pub fn is_10(&self) -> bool { *self == MICS_A::_10 } #[doc = "Checks if the value of the field is `_11`"] #[inline(always)] pub fn is_11(&self) -> bool { *self == MICS_A::_11 } } #[doc = "Write proxy for field `MICS`"] pub struct MICS_W<'a> { w: &'a mut W, } impl<'a> MICS_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: MICS_A) -> &'a mut W { use crate::ToBits; { self.bits(variant._bits()) } } #[doc = "MCLK divider input clock 0 selected."] #[inline(always)] pub fn _00(self) -> &'a mut W { self.variant(MICS_A::_00) } #[doc = "MCLK divider input clock 1 selected."] #[inline(always)] pub fn _01(self) -> &'a mut W { self.variant(MICS_A::_01) } #[doc = "MCLK divider input clock 2 selected."] #[inline(always)] pub fn _10(self) -> &'a mut W { self.variant(MICS_A::_10) } #[doc = "MCLK divider input clock 3 selected."] #[inline(always)] pub fn _11(self) -> &'a mut W { self.variant(MICS_A::_11) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x03 << 24)) | (((value as u32) & 0x03) << 24); self.w } } #[doc = "Possible values of the field `MOE`"] #[derive(Clone, Copy, Debug, PartialEq)] pub enum MOE_A { #[doc = "MCLK signal pin is configured as an input that bypasses the MCLK divider."] _0, #[doc = "MCLK signal pin is configured as an output from the MCLK divider and the MCLK divider is enabled."] _1, } impl crate::ToBits<bool> for MOE_A { #[inline(always)] fn _bits(&self) -> bool { match *self { MOE_A::_0 => false, MOE_A::_1 => true, } } } #[doc = "Reader of field `MOE`"] pub type MOE_R = crate::R<bool, MOE_A>; impl MOE_R { #[doc = r"Get enumerated values variant"] #[inline(always)] pub fn variant(&self) -> MOE_A { match self.bits { false => MOE_A::_0, true => MOE_A::_1, } } #[doc = "Checks if the value of the field is `_0`"] #[inline(always)] pub fn is_0(&self) -> bool { *self == MOE_A::_0 } #[doc = "Checks if the value of the field is `_1`"] #[inline(always)] pub fn is_1(&self) -> bool { *self == MOE_A::_1 } } #[doc = "Write proxy for field `MOE`"] pub struct MOE_W<'a> { w: &'a mut W, } impl<'a> MOE_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: MOE_A) -> &'a mut W { use crate::ToBits; { self.bit(variant._bits()) } } #[doc = "MCLK signal pin is configured as an input that bypasses the MCLK divider."] #[inline(always)] pub fn _0(self) -> &'a mut W { self.variant(MOE_A::_0) } #[doc = "MCLK signal pin is configured as an output from the MCLK divider and the MCLK divider is enabled."] #[inline(always)] pub fn _1(self) -> &'a mut W { self.variant(MOE_A::_1) } #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 30)) | (((value as u32) & 0x01) << 30); self.w } } #[doc = "Possible values of the field `DUF`"] #[derive(Clone, Copy, Debug, PartialEq)] pub enum DUF_A { #[doc = "MCLK divider ratio is not being updated currently."] _0, #[doc = "MCLK divider ratio is updating on-the-fly. Further updates to the MCLK divider ratio are blocked while this flag remains set."] _1, } impl crate::ToBits<bool> for DUF_A { #[inline(always)] fn _bits(&self) -> bool { match *self { DUF_A::_0 => false, DUF_A::_1 => true, } } } #[doc = "Reader of field `DUF`"] pub type DUF_R = crate::R<bool, DUF_A>; impl DUF_R { #[doc = r"Get enumerated values variant"] #[inline(always)] pub fn variant(&self) -> DUF_A { match self.bits { false => DUF_A::_0, true => DUF_A::_1, } } #[doc = "Checks if the value of the field is `_0`"] #[inline(always)] pub fn is_0(&self) -> bool { *self == DUF_A::_0 } #[doc = "Checks if the value of the field is `_1`"] #[inline(always)] pub fn is_1(&self) -> bool { *self == DUF_A::_1 } } impl R { #[doc = "Bits 24:25 - MCLK Input Clock Select"] #[inline(always)] pub fn mics(&self) -> MICS_R { MICS_R::new(((self.bits >> 24) & 0x03) as u8) } #[doc = "Bit 30 - MCLK Output Enable"] #[inline(always)] pub fn moe(&self) -> MOE_R { MOE_R::new(((self.bits >> 30) & 0x01) != 0) } #[doc = "Bit 31 - Divider Update Flag"] #[inline(always)] pub fn duf(&self) -> DUF_R { DUF_R::new(((self.bits >> 31) & 0x01) != 0) } } impl W { #[doc = "Bits 24:25 - MCLK Input Clock Select"] #[inline(always)] pub fn mics(&mut self) -> MICS_W { MICS_W { w: self } } #[doc = "Bit 30 - MCLK Output Enable"] #[inline(always)] pub fn moe(&mut self) -> MOE_W { MOE_W { w: self } } }