Module mk20d7::sim::clkdiv2 [] [src]

System Clock Divider Register 2

Structs

R

Value read from the register

USBDIVR

Value of the field

USBFRACR

Value of the field

W

Value to write to the register

_USBDIVW

Proxy

_USBFRACW

Proxy