1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
#![no_std]
#![recursion_limit = "1024"]
extern crate embedded_hal;
extern crate bit_field;
pub mod status;
pub mod register;
use embedded_hal::blocking::spi::{Transfer, Write};
use embedded_hal::digital::v2::OutputPin;
use crate::status::{Status, WriteProtection};
use crate::register::{Instruction, Erase};
use bit_field::BitField;
pub struct Eeprom25x<SPI, CS, WP, HOLD> {
spi: SPI,
cs: CS,
wp: WP,
hold: HOLD
}
#[derive(Debug)]
pub enum Error<SpiError, PinError> {
SpiError(SpiError),
PinError(PinError),
BusyWriting,
WrongId
}
impl<SPI, CS, WP, HOLD, SpiError, PinError> Eeprom25x<SPI, CS, WP, HOLD>
where
SPI: Transfer<u8, Error=SpiError> + Write<u8, Error=SpiError>,
CS: OutputPin<Error = PinError>,
WP: OutputPin<Error = PinError>,
HOLD: OutputPin<Error = PinError>
{
pub fn new(spi: SPI, cs: CS, wp: WP, hold: HOLD) -> Result<Self, Error<SpiError, PinError>>{
let mut ret = Eeprom25x {
spi, cs, wp, hold
};
ret.cs.set_high().map_err(Error::PinError)?;
#[cfg(feature = "hold_line")]
ret.hold.set_low().map_err(Error::PinError)?;
ret.wp.set_high().map_err(Error::PinError)?;
let id = ret.release_from_deep_sleep_and_get_manufacturer_id()?;
if id != 0x29 {
Err(Error::WrongId)
} else {
ret.write_enable()?;
ret.enable_write_to_status()?;
ret.write_enable()?;
ret.disable_write_to_status()?;
ret.deep_sleep()?;
ret.hold_transfer(false)?;
Ok(ret)
}
}
pub fn status(&mut self) -> Result<Status, Error<SpiError, PinError>> {
let mut buf = [Instruction::ReadStatus as u8, 0];
self.transfer(&mut buf)?;
Ok(Status { value: buf[1] })
}
pub fn set_array_write_protection(&mut self, level: WriteProtection) -> Result<(), Error<SpiError, PinError>> {
let mut status = self.status()?;
status.set_write_protection_level(level);
self.write_enable()?;
self.enable_write_to_status()?;
self.write_enable()?;
let mut buf = [Instruction::WriteStatus as u8, status.value];
self.transfer(&mut buf)?;
self.disable_write_to_status()
}
pub fn error_on_writing(&mut self) -> Result<Status, Error<SpiError, PinError>> {
let status = self.status()?;
if status.write_in_progress() {
Err(Error::BusyWriting)
} else {
Ok(status)
}
}
pub fn erase(&mut self, mut address: u32, erase: Erase) -> Result<(), Error<SpiError, PinError>> {
self.error_on_writing()?;
self.write_enable()?;
address.set_bits(24..31, erase as u32);
let mut buf: [u8; 4] = address.to_be_bytes();
self.transfer(&mut buf)
}
pub fn hold_transfer(&mut self, enabled: bool) -> Result<(), Error<SpiError, PinError>> {
if enabled {
self.hold.set_high().map_err(Error::PinError)
} else {
self.hold.set_low().map_err(Error::PinError)
}
}
pub fn release_from_deep_sleep_and_get_manufacturer_id(&mut self) -> Result<u8, Error<SpiError, PinError>> {
let mut buf = [Instruction::ReleasePowerDown as u8, 0, 0, 0, 0];
self.transfer(&mut buf)?;
Ok(buf[3])
}
pub fn deep_sleep(&mut self) -> Result<(), Error<SpiError, PinError>>{
let mut buf = [Instruction::DeepSleepPowerMode as u8];
self.transfer(&mut buf)
}
pub fn disable_write_to_status(&mut self) -> Result<(), Error<SpiError, PinError>> {
self.wp.set_high().map_err(Error::PinError)?;
let mut status = self.status()?;
status.set_write_protection_enabled(true);
let mut buf = [Instruction::WriteStatus as u8, status.value];
self.transfer(&mut buf)?;
self.wp.set_low().map_err(Error::PinError)
}
pub fn enable_write_to_status(&mut self) -> Result<(), Error<SpiError, PinError>> {
self.wp.set_high().map_err(Error::PinError)?;
let mut status = self.status()?;
status.set_write_protection_enabled(false);
let mut buf = [Instruction::WriteStatus as u8, status.value];
self.transfer(&mut buf)
}
pub fn write_enable(&mut self) -> Result<(), Error<SpiError, PinError>> {
let mut buf = [Instruction::WriteEnable as u8];
self.transfer(&mut buf)
}
pub fn write_disable(&mut self) -> Result<(), Error<SpiError, PinError>> {
let mut buf = [Instruction::WriteDisable as u8];
self.transfer(&mut buf)
}
pub fn transfer(&mut self, bytes: &mut [u8]) -> Result<(), Error<SpiError, PinError>> {
self.cs.set_low().map_err(Error::PinError)?;
self.spi.transfer(bytes).map_err(Error::SpiError)?;
self.cs.set_high().map_err(Error::PinError)?;
Ok(())
}
}
pub fn e25x_read_from_address_command(address: u32) -> u32 {
let mut ret = address;
ret.set_bits(24..31, Instruction::Read as u32);
ret
}
pub fn e25x_write_from_address_command(address: u32) -> u32 {
let mut ret = address;
ret.set_bits(24..31, Instruction::Write as u32);
ret
}