1
 2
 3
 4
 5
 6
 7
 8
 9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51

use core::ptr::write_volatile;

const Z80_RAM_BASE: u32 = 0xa00000;
const Z80_RAM_SIZE: u32 = 0x2000;
const Z80_CTRL_BASE: u32 = 0xa11100;
const Z80_BUS_REQ: *mut u16 = Z80_CTRL_BASE as _;
const Z80_RESET: *mut u16 = (Z80_CTRL_BASE + 0x100) as _;

/// Request the bus from the Z80.
///
/// This is required to access Z80 RAM without causing the 68k to hang.
pub fn request_bus(r: bool) {
    unsafe {
        if r {
            write_volatile(Z80_BUS_REQ, 0x100);
        } else {
            write_volatile(Z80_BUS_REQ, 0);
        }
    }
}

/// Halt the Z80.
///
/// This needs to be toggled on and then off to trigger a reset. The Z80
/// memory cannot be accessed from the 68k whilst the Z80 is resetting.
pub fn halt(r: bool) {
    unsafe {
        if r {
            write_volatile(Z80_RESET, 0);
        } else {
            write_volatile(Z80_RESET, 0x100);
        }
    }
}

/// Reset the Z80.
///
/// This is required after uploading a program.
pub fn reset() {
    request_bus(true);
    halt(false);
    request_bus(false);
}

/// Access the Z80's RAM.
///
/// The bus must be requested for accesses into this slice to be safe,
/// though it is safe to call this function beforehand.
pub unsafe fn ram() -> &'static mut [u8] {
    core::slice::from_raw_parts_mut(Z80_RAM_BASE as _, Z80_RAM_SIZE as usize)
}