1
  2
  3
  4
  5
  6
  7
  8
  9
 10
 11
 12
 13
 14
 15
 16
 17
 18
 19
 20
 21
 22
 23
 24
 25
 26
 27
 28
 29
 30
 31
 32
 33
 34
 35
 36
 37
 38
 39
 40
 41
 42
 43
 44
 45
 46
 47
 48
 49
 50
 51
 52
 53
 54
 55
 56
 57
 58
 59
 60
 61
 62
 63
 64
 65
 66
 67
 68
 69
 70
 71
 72
 73
 74
 75
 76
 77
 78
 79
 80
 81
 82
 83
 84
 85
 86
 87
 88
 89
 90
 91
 92
 93
 94
 95
 96
 97
 98
 99
100
101
102
103
104

#[doc = "Reader of register TRM"]
pub type R = crate::R<u32, super::TRM>;
#[doc = "Writer for register TRM"]
pub type W = crate::W<u32, super::TRM>;
#[doc = "Register TRM `reset()`'s with value 0"]
impl crate::ResetValue for super::TRM {
    type Type = u32;
    #[inline(always)]
    fn reset_value() -> Self::Type {
        0
    }
}
#[doc = "2.4V to 3.6V Vdd range: This bit MUST be set to '1' if operation below 2.7V is to be used. Failure to set this bit will result in invalid ADC results. Note: This bit will not be spec'd on parts that do not support operation below 2.7V\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum VRANGE_A {
    #[doc = "0: High voltage"]
    HIGH_VOLTAGE,
    #[doc = "1: Low voltage"]
    LOW_VOLTAGE,
}
impl From<VRANGE_A> for bool {
    #[inline(always)]
    fn from(variant: VRANGE_A) -> Self {
        match variant {
            VRANGE_A::HIGH_VOLTAGE => false,
            VRANGE_A::LOW_VOLTAGE => true,
        }
    }
}
#[doc = "Reader of field `VRANGE`"]
pub type VRANGE_R = crate::R<bool, VRANGE_A>;
impl VRANGE_R {
    #[doc = r"Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> VRANGE_A {
        match self.bits {
            false => VRANGE_A::HIGH_VOLTAGE,
            true => VRANGE_A::LOW_VOLTAGE,
        }
    }
    #[doc = "Checks if the value of the field is `HIGH_VOLTAGE`"]
    #[inline(always)]
    pub fn is_high_voltage(&self) -> bool {
        *self == VRANGE_A::HIGH_VOLTAGE
    }
    #[doc = "Checks if the value of the field is `LOW_VOLTAGE`"]
    #[inline(always)]
    pub fn is_low_voltage(&self) -> bool {
        *self == VRANGE_A::LOW_VOLTAGE
    }
}
#[doc = "Write proxy for field `VRANGE`"]
pub struct VRANGE_W<'a> {
    w: &'a mut W,
}
impl<'a> VRANGE_W<'a> {
    #[doc = r"Writes `variant` to the field"]
    #[inline(always)]
    pub fn variant(self, variant: VRANGE_A) -> &'a mut W {
        {
            self.bit(variant.into())
        }
    }
    #[doc = "High voltage"]
    #[inline(always)]
    pub fn high_voltage(self) -> &'a mut W {
        self.variant(VRANGE_A::HIGH_VOLTAGE)
    }
    #[doc = "Low voltage"]
    #[inline(always)]
    pub fn low_voltage(self) -> &'a mut W {
        self.variant(VRANGE_A::LOW_VOLTAGE)
    }
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 5)) | (((value as u32) & 0x01) << 5);
        self.w
    }
}
impl R {
    #[doc = "Bit 5 - 2.4V to 3.6V Vdd range: This bit MUST be set to '1' if operation below 2.7V is to be used. Failure to set this bit will result in invalid ADC results. Note: This bit will not be spec'd on parts that do not support operation below 2.7V"]
    #[inline(always)]
    pub fn vrange(&self) -> VRANGE_R {
        VRANGE_R::new(((self.bits >> 5) & 0x01) != 0)
    }
}
impl W {
    #[doc = "Bit 5 - 2.4V to 3.6V Vdd range: This bit MUST be set to '1' if operation below 2.7V is to be used. Failure to set this bit will result in invalid ADC results. Note: This bit will not be spec'd on parts that do not support operation below 2.7V"]
    #[inline(always)]
    pub fn vrange(&mut self) -> VRANGE_W {
        VRANGE_W { w: self }
    }
}