1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234
#[doc = "Reader of register FIFOTRIG"] pub type R = crate::R<u32, super::FIFOTRIG>; #[doc = "Writer for register FIFOTRIG"] pub type W = crate::W<u32, super::FIFOTRIG>; #[doc = "Register FIFOTRIG `reset()`'s with value 0"] impl crate::ResetValue for super::FIFOTRIG { type Type = u32; #[inline(always)] fn reset_value() -> Self::Type { 0 } } #[doc = "Transmit FIFO level trigger enable. This trigger will become an interrupt if enabled in FIFOINTENSET, or a DMA trigger if DMATX in FIFOCFG is set.\n\nValue on reset: 0"] #[derive(Clone, Copy, Debug, PartialEq)] pub enum TXLVLENA_A { #[doc = "0: Transmit FIFO level does not generate a FIFO level trigger."] DISABLED = 0, #[doc = "1: An trigger will be generated if the transmit FIFO level reaches the value specified by the TXLVL field in this register."] ENABLED = 1, } impl From<TXLVLENA_A> for bool { #[inline(always)] fn from(variant: TXLVLENA_A) -> Self { variant as u8 != 0 } } #[doc = "Reader of field `TXLVLENA`"] pub type TXLVLENA_R = crate::R<bool, TXLVLENA_A>; impl TXLVLENA_R { #[doc = r"Get enumerated values variant"] #[inline(always)] pub fn variant(&self) -> TXLVLENA_A { match self.bits { false => TXLVLENA_A::DISABLED, true => TXLVLENA_A::ENABLED, } } #[doc = "Checks if the value of the field is `DISABLED`"] #[inline(always)] pub fn is_disabled(&self) -> bool { *self == TXLVLENA_A::DISABLED } #[doc = "Checks if the value of the field is `ENABLED`"] #[inline(always)] pub fn is_enabled(&self) -> bool { *self == TXLVLENA_A::ENABLED } } #[doc = "Write proxy for field `TXLVLENA`"] pub struct TXLVLENA_W<'a> { w: &'a mut W, } impl<'a> TXLVLENA_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: TXLVLENA_A) -> &'a mut W { { self.bit(variant.into()) } } #[doc = "Transmit FIFO level does not generate a FIFO level trigger."] #[inline(always)] pub fn disabled(self) -> &'a mut W { self.variant(TXLVLENA_A::DISABLED) } #[doc = "An trigger will be generated if the transmit FIFO level reaches the value specified by the TXLVL field in this register."] #[inline(always)] pub fn enabled(self) -> &'a mut W { self.variant(TXLVLENA_A::ENABLED) } #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !0x01) | ((value as u32) & 0x01); self.w } } #[doc = "Receive FIFO level trigger enable. This trigger will become an interrupt if enabled in FIFOINTENSET, or a DMA trigger if DMARX in FIFOCFG is set.\n\nValue on reset: 0"] #[derive(Clone, Copy, Debug, PartialEq)] pub enum RXLVLENA_A { #[doc = "0: Receive FIFO level does not generate a FIFO level trigger."] DISABLED = 0, #[doc = "1: An trigger will be generated if the receive FIFO level reaches the value specified by the RXLVL field in this register."] ENABLED = 1, } impl From<RXLVLENA_A> for bool { #[inline(always)] fn from(variant: RXLVLENA_A) -> Self { variant as u8 != 0 } } #[doc = "Reader of field `RXLVLENA`"] pub type RXLVLENA_R = crate::R<bool, RXLVLENA_A>; impl RXLVLENA_R { #[doc = r"Get enumerated values variant"] #[inline(always)] pub fn variant(&self) -> RXLVLENA_A { match self.bits { false => RXLVLENA_A::DISABLED, true => RXLVLENA_A::ENABLED, } } #[doc = "Checks if the value of the field is `DISABLED`"] #[inline(always)] pub fn is_disabled(&self) -> bool { *self == RXLVLENA_A::DISABLED } #[doc = "Checks if the value of the field is `ENABLED`"] #[inline(always)] pub fn is_enabled(&self) -> bool { *self == RXLVLENA_A::ENABLED } } #[doc = "Write proxy for field `RXLVLENA`"] pub struct RXLVLENA_W<'a> { w: &'a mut W, } impl<'a> RXLVLENA_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: RXLVLENA_A) -> &'a mut W { { self.bit(variant.into()) } } #[doc = "Receive FIFO level does not generate a FIFO level trigger."] #[inline(always)] pub fn disabled(self) -> &'a mut W { self.variant(RXLVLENA_A::DISABLED) } #[doc = "An trigger will be generated if the receive FIFO level reaches the value specified by the RXLVL field in this register."] #[inline(always)] pub fn enabled(self) -> &'a mut W { self.variant(RXLVLENA_A::ENABLED) } #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 1)) | (((value as u32) & 0x01) << 1); self.w } } #[doc = "Reader of field `TXLVL`"] pub type TXLVL_R = crate::R<u8, u8>; #[doc = "Write proxy for field `TXLVL`"] pub struct TXLVL_W<'a> { w: &'a mut W, } impl<'a> TXLVL_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x0f << 8)) | (((value as u32) & 0x0f) << 8); self.w } } #[doc = "Reader of field `RXLVL`"] pub type RXLVL_R = crate::R<u8, u8>; #[doc = "Write proxy for field `RXLVL`"] pub struct RXLVL_W<'a> { w: &'a mut W, } impl<'a> RXLVL_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x0f << 16)) | (((value as u32) & 0x0f) << 16); self.w } } impl R { #[doc = "Bit 0 - Transmit FIFO level trigger enable. This trigger will become an interrupt if enabled in FIFOINTENSET, or a DMA trigger if DMATX in FIFOCFG is set."] #[inline(always)] pub fn txlvlena(&self) -> TXLVLENA_R { TXLVLENA_R::new((self.bits & 0x01) != 0) } #[doc = "Bit 1 - Receive FIFO level trigger enable. This trigger will become an interrupt if enabled in FIFOINTENSET, or a DMA trigger if DMARX in FIFOCFG is set."] #[inline(always)] pub fn rxlvlena(&self) -> RXLVLENA_R { RXLVLENA_R::new(((self.bits >> 1) & 0x01) != 0) } #[doc = "Bits 8:11 - Transmit FIFO level trigger point. This field is used only when TXLVLENA = 1. If enabled to do so, the FIFO level can wake up the device just enough to perform DMA, then return to the reduced power mode. See Hardware Wake-up control register. 0 = trigger when the TX FIFO becomes empty. 1 = trigger when the TX FIFO level decreases to one entry. 15 = trigger when the TX FIFO level decreases to 15 entries (is no longer full)."] #[inline(always)] pub fn txlvl(&self) -> TXLVL_R { TXLVL_R::new(((self.bits >> 8) & 0x0f) as u8) } #[doc = "Bits 16:19 - Receive FIFO level trigger point. The RX FIFO level is checked when a new piece of data is received. This field is used only when RXLVLENA = 1. If enabled to do so, the FIFO level can wake up the device just enough to perform DMA, then return to the reduced power mode. See Hardware Wake-up control register. 0 = trigger when the RX FIFO has received one entry (is no longer empty). 1 = trigger when the RX FIFO has received two entries. 15 = trigger when the RX FIFO has received 16 entries (has become full)."] #[inline(always)] pub fn rxlvl(&self) -> RXLVL_R { RXLVL_R::new(((self.bits >> 16) & 0x0f) as u8) } } impl W { #[doc = "Bit 0 - Transmit FIFO level trigger enable. This trigger will become an interrupt if enabled in FIFOINTENSET, or a DMA trigger if DMATX in FIFOCFG is set."] #[inline(always)] pub fn txlvlena(&mut self) -> TXLVLENA_W { TXLVLENA_W { w: self } } #[doc = "Bit 1 - Receive FIFO level trigger enable. This trigger will become an interrupt if enabled in FIFOINTENSET, or a DMA trigger if DMARX in FIFOCFG is set."] #[inline(always)] pub fn rxlvlena(&mut self) -> RXLVLENA_W { RXLVLENA_W { w: self } } #[doc = "Bits 8:11 - Transmit FIFO level trigger point. This field is used only when TXLVLENA = 1. If enabled to do so, the FIFO level can wake up the device just enough to perform DMA, then return to the reduced power mode. See Hardware Wake-up control register. 0 = trigger when the TX FIFO becomes empty. 1 = trigger when the TX FIFO level decreases to one entry. 15 = trigger when the TX FIFO level decreases to 15 entries (is no longer full)."] #[inline(always)] pub fn txlvl(&mut self) -> TXLVL_W { TXLVL_W { w: self } } #[doc = "Bits 16:19 - Receive FIFO level trigger point. The RX FIFO level is checked when a new piece of data is received. This field is used only when RXLVLENA = 1. If enabled to do so, the FIFO level can wake up the device just enough to perform DMA, then return to the reduced power mode. See Hardware Wake-up control register. 0 = trigger when the RX FIFO has received one entry (is no longer empty). 1 = trigger when the RX FIFO has received two entries. 15 = trigger when the RX FIFO has received 16 entries (has become full)."] #[inline(always)] pub fn rxlvl(&mut self) -> RXLVL_W { RXLVL_W { w: self } } }