1
 2
 3
 4
 5
 6
 7
 8
 9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40

#[doc = "Reader of register SEED"]
pub type R = crate::R<u32, super::SEED>;
#[doc = "Writer for register SEED"]
pub type W = crate::W<u32, super::SEED>;
#[doc = "Register SEED `reset()`'s with value 0xffff"]
impl crate::ResetValue for super::SEED {
    type Type = u32;
    #[inline(always)]
    fn reset_value() -> Self::Type {
        0xffff
    }
}
#[doc = "Reader of field `CRC_SEED`"]
pub type CRC_SEED_R = crate::R<u32, u32>;
#[doc = "Write proxy for field `CRC_SEED`"]
pub struct CRC_SEED_W<'a> {
    w: &'a mut W,
}
impl<'a> CRC_SEED_W<'a> {
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub unsafe fn bits(self, value: u32) -> &'a mut W {
        self.w.bits = (self.w.bits & !0xffff_ffff) | ((value as u32) & 0xffff_ffff);
        self.w
    }
}
impl R {
    #[doc = "Bits 0:31 - A write access to this register will load CRC seed value to CRC_SUM register with selected bit order and 1's complement pre-processes. A write access to this register will overrule the CRC calculation in progresses."]
    #[inline(always)]
    pub fn crc_seed(&self) -> CRC_SEED_R {
        CRC_SEED_R::new((self.bits & 0xffff_ffff) as u32)
    }
}
impl W {
    #[doc = "Bits 0:31 - A write access to this register will load CRC seed value to CRC_SUM register with selected bit order and 1's complement pre-processes. A write access to this register will overrule the CRC calculation in progresses."]
    #[inline(always)]
    pub fn crc_seed(&mut self) -> CRC_SEED_W {
        CRC_SEED_W { w: self }
    }
}