1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
#[doc = "Register `PLL1STAT` reader"]
pub struct R(crate::R<PLL1STAT_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<PLL1STAT_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<PLL1STAT_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<PLL1STAT_SPEC>) -> Self {
        R(reader)
    }
}
#[doc = "Register `PLL1STAT` writer"]
pub struct W(crate::W<PLL1STAT_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<PLL1STAT_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<PLL1STAT_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<PLL1STAT_SPEC>) -> Self {
        W(writer)
    }
}
#[doc = "Field `LOCK` reader - lock detector output (active high) Warning: The lock signal is only reliable between fref\\[2\\]
:100 kHz to 20 MHz."]
pub struct LOCK_R(crate::FieldReader<bool, bool>);
impl LOCK_R {
    #[inline(always)]
    pub(crate) fn new(bits: bool) -> Self {
        LOCK_R(crate::FieldReader::new(bits))
    }
}
impl core::ops::Deref for LOCK_R {
    type Target = crate::FieldReader<bool, bool>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
#[doc = "Field `PREDIVACK` reader - pre-divider ratio change acknowledge."]
pub struct PREDIVACK_R(crate::FieldReader<bool, bool>);
impl PREDIVACK_R {
    #[inline(always)]
    pub(crate) fn new(bits: bool) -> Self {
        PREDIVACK_R(crate::FieldReader::new(bits))
    }
}
impl core::ops::Deref for PREDIVACK_R {
    type Target = crate::FieldReader<bool, bool>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
#[doc = "Field `FEEDDIVACK` reader - feedback divider ratio change acknowledge."]
pub struct FEEDDIVACK_R(crate::FieldReader<bool, bool>);
impl FEEDDIVACK_R {
    #[inline(always)]
    pub(crate) fn new(bits: bool) -> Self {
        FEEDDIVACK_R(crate::FieldReader::new(bits))
    }
}
impl core::ops::Deref for FEEDDIVACK_R {
    type Target = crate::FieldReader<bool, bool>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
#[doc = "Field `POSTDIVACK` reader - post-divider ratio change acknowledge."]
pub struct POSTDIVACK_R(crate::FieldReader<bool, bool>);
impl POSTDIVACK_R {
    #[inline(always)]
    pub(crate) fn new(bits: bool) -> Self {
        POSTDIVACK_R(crate::FieldReader::new(bits))
    }
}
impl core::ops::Deref for POSTDIVACK_R {
    type Target = crate::FieldReader<bool, bool>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
#[doc = "Field `FRMDET` reader - free running detector output (active high)."]
pub struct FRMDET_R(crate::FieldReader<bool, bool>);
impl FRMDET_R {
    #[inline(always)]
    pub(crate) fn new(bits: bool) -> Self {
        FRMDET_R(crate::FieldReader::new(bits))
    }
}
impl core::ops::Deref for FRMDET_R {
    type Target = crate::FieldReader<bool, bool>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl R {
    #[doc = "Bit 0 - lock detector output (active high) Warning: The lock signal is only reliable between fref\\[2\\]
:100 kHz to 20 MHz."]
    #[inline(always)]
    pub fn lock(&self) -> LOCK_R {
        LOCK_R::new((self.bits & 0x01) != 0)
    }
    #[doc = "Bit 1 - pre-divider ratio change acknowledge."]
    #[inline(always)]
    pub fn predivack(&self) -> PREDIVACK_R {
        PREDIVACK_R::new(((self.bits >> 1) & 0x01) != 0)
    }
    #[doc = "Bit 2 - feedback divider ratio change acknowledge."]
    #[inline(always)]
    pub fn feeddivack(&self) -> FEEDDIVACK_R {
        FEEDDIVACK_R::new(((self.bits >> 2) & 0x01) != 0)
    }
    #[doc = "Bit 3 - post-divider ratio change acknowledge."]
    #[inline(always)]
    pub fn postdivack(&self) -> POSTDIVACK_R {
        POSTDIVACK_R::new(((self.bits >> 3) & 0x01) != 0)
    }
    #[doc = "Bit 4 - free running detector output (active high)."]
    #[inline(always)]
    pub fn frmdet(&self) -> FRMDET_R {
        FRMDET_R::new(((self.bits >> 4) & 0x01) != 0)
    }
}
impl W {
    #[doc = "Writes raw bits to the register."]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
#[doc = "PLL1 550m status\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [pll1stat](index.html) module"]
pub struct PLL1STAT_SPEC;
impl crate::RegisterSpec for PLL1STAT_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [pll1stat::R](R) reader structure"]
impl crate::Readable for PLL1STAT_SPEC {
    type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [pll1stat::W](W) writer structure"]
impl crate::Writable for PLL1STAT_SPEC {
    type Writer = W;
}
#[doc = "`reset()` method sets PLL1STAT to value 0"]
impl crate::Resettable for PLL1STAT_SPEC {
    #[inline(always)]
    fn reset_value() -> Self::Ux {
        0
    }
}