1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
#[doc = "Register `PRINCE_BASE_ADDR` reader"]
pub struct R(crate::R<PRINCE_BASE_ADDR_SPEC>);
impl core::ops::Deref for R {
type Target = crate::R<PRINCE_BASE_ADDR_SPEC>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
impl From<crate::R<PRINCE_BASE_ADDR_SPEC>> for R {
#[inline(always)]
fn from(reader: crate::R<PRINCE_BASE_ADDR_SPEC>) -> Self {
R(reader)
}
}
#[doc = "Register `PRINCE_BASE_ADDR` writer"]
pub struct W(crate::W<PRINCE_BASE_ADDR_SPEC>);
impl core::ops::Deref for W {
type Target = crate::W<PRINCE_BASE_ADDR_SPEC>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
impl core::ops::DerefMut for W {
#[inline(always)]
fn deref_mut(&mut self) -> &mut Self::Target {
&mut self.0
}
}
impl From<crate::W<PRINCE_BASE_ADDR_SPEC>> for W {
#[inline(always)]
fn from(writer: crate::W<PRINCE_BASE_ADDR_SPEC>) -> Self {
W(writer)
}
}
#[doc = "Field `ADDR0_PRG` reader - Programmable portion of the base address of region 0."]
pub struct ADDR0_PRG_R(crate::FieldReader<u8, u8>);
impl ADDR0_PRG_R {
#[inline(always)]
pub(crate) fn new(bits: u8) -> Self {
ADDR0_PRG_R(crate::FieldReader::new(bits))
}
}
impl core::ops::Deref for ADDR0_PRG_R {
type Target = crate::FieldReader<u8, u8>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
#[doc = "Field `ADDR0_PRG` writer - Programmable portion of the base address of region 0."]
pub struct ADDR0_PRG_W<'a> {
w: &'a mut W,
}
impl<'a> ADDR0_PRG_W<'a> {
#[doc = r"Writes raw bits to the field"]
#[inline(always)]
pub unsafe fn bits(self, value: u8) -> &'a mut W {
self.w.bits = (self.w.bits & !0x0f) | (value as u32 & 0x0f);
self.w
}
}
#[doc = "Field `ADDR1_PRG` reader - Programmable portion of the base address of region 1."]
pub struct ADDR1_PRG_R(crate::FieldReader<u8, u8>);
impl ADDR1_PRG_R {
#[inline(always)]
pub(crate) fn new(bits: u8) -> Self {
ADDR1_PRG_R(crate::FieldReader::new(bits))
}
}
impl core::ops::Deref for ADDR1_PRG_R {
type Target = crate::FieldReader<u8, u8>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
#[doc = "Field `ADDR1_PRG` writer - Programmable portion of the base address of region 1."]
pub struct ADDR1_PRG_W<'a> {
w: &'a mut W,
}
impl<'a> ADDR1_PRG_W<'a> {
#[doc = r"Writes raw bits to the field"]
#[inline(always)]
pub unsafe fn bits(self, value: u8) -> &'a mut W {
self.w.bits = (self.w.bits & !(0x0f << 4)) | ((value as u32 & 0x0f) << 4);
self.w
}
}
#[doc = "Field `ADDR2_PRG` reader - Programmable portion of the base address of region 2."]
pub struct ADDR2_PRG_R(crate::FieldReader<u8, u8>);
impl ADDR2_PRG_R {
#[inline(always)]
pub(crate) fn new(bits: u8) -> Self {
ADDR2_PRG_R(crate::FieldReader::new(bits))
}
}
impl core::ops::Deref for ADDR2_PRG_R {
type Target = crate::FieldReader<u8, u8>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
#[doc = "Field `ADDR2_PRG` writer - Programmable portion of the base address of region 2."]
pub struct ADDR2_PRG_W<'a> {
w: &'a mut W,
}
impl<'a> ADDR2_PRG_W<'a> {
#[doc = r"Writes raw bits to the field"]
#[inline(always)]
pub unsafe fn bits(self, value: u8) -> &'a mut W {
self.w.bits = (self.w.bits & !(0x0f << 8)) | ((value as u32 & 0x0f) << 8);
self.w
}
}
#[doc = "Field `LOCK_REG0` reader - Lock PRINCE region0 settings. 00 - Region is not locked. 01, 10, 11 - Region is locked."]
pub struct LOCK_REG0_R(crate::FieldReader<u8, u8>);
impl LOCK_REG0_R {
#[inline(always)]
pub(crate) fn new(bits: u8) -> Self {
LOCK_REG0_R(crate::FieldReader::new(bits))
}
}
impl core::ops::Deref for LOCK_REG0_R {
type Target = crate::FieldReader<u8, u8>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
#[doc = "Field `LOCK_REG0` writer - Lock PRINCE region0 settings. 00 - Region is not locked. 01, 10, 11 - Region is locked."]
pub struct LOCK_REG0_W<'a> {
w: &'a mut W,
}
impl<'a> LOCK_REG0_W<'a> {
#[doc = r"Writes raw bits to the field"]
#[inline(always)]
pub unsafe fn bits(self, value: u8) -> &'a mut W {
self.w.bits = (self.w.bits & !(0x03 << 16)) | ((value as u32 & 0x03) << 16);
self.w
}
}
#[doc = "Field `LOCK_REG1` reader - Lock PRINCE region1 settings. 00 - Region is not locked. 01, 10, 11 - Region is locked."]
pub struct LOCK_REG1_R(crate::FieldReader<u8, u8>);
impl LOCK_REG1_R {
#[inline(always)]
pub(crate) fn new(bits: u8) -> Self {
LOCK_REG1_R(crate::FieldReader::new(bits))
}
}
impl core::ops::Deref for LOCK_REG1_R {
type Target = crate::FieldReader<u8, u8>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
#[doc = "Field `LOCK_REG1` writer - Lock PRINCE region1 settings. 00 - Region is not locked. 01, 10, 11 - Region is locked."]
pub struct LOCK_REG1_W<'a> {
w: &'a mut W,
}
impl<'a> LOCK_REG1_W<'a> {
#[doc = r"Writes raw bits to the field"]
#[inline(always)]
pub unsafe fn bits(self, value: u8) -> &'a mut W {
self.w.bits = (self.w.bits & !(0x03 << 18)) | ((value as u32 & 0x03) << 18);
self.w
}
}
#[doc = "Field `LOCK_REG2` reader - Lock PRINCE region2 settings. 00 - Region is not locked. 01, 10, 11 - Region is locked."]
pub struct LOCK_REG2_R(crate::FieldReader<u8, u8>);
impl LOCK_REG2_R {
#[inline(always)]
pub(crate) fn new(bits: u8) -> Self {
LOCK_REG2_R(crate::FieldReader::new(bits))
}
}
impl core::ops::Deref for LOCK_REG2_R {
type Target = crate::FieldReader<u8, u8>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
#[doc = "Field `LOCK_REG2` writer - Lock PRINCE region2 settings. 00 - Region is not locked. 01, 10, 11 - Region is locked."]
pub struct LOCK_REG2_W<'a> {
w: &'a mut W,
}
impl<'a> LOCK_REG2_W<'a> {
#[doc = r"Writes raw bits to the field"]
#[inline(always)]
pub unsafe fn bits(self, value: u8) -> &'a mut W {
self.w.bits = (self.w.bits & !(0x03 << 20)) | ((value as u32 & 0x03) << 20);
self.w
}
}
#[doc = "Field `REG0_ERASE_CHECK_EN` reader - For PRINCE region0 enable checking whether all encrypted pages are erased together. 00 - Check is disabled. 01, 10, 11 - Check is enabled."]
pub struct REG0_ERASE_CHECK_EN_R(crate::FieldReader<u8, u8>);
impl REG0_ERASE_CHECK_EN_R {
#[inline(always)]
pub(crate) fn new(bits: u8) -> Self {
REG0_ERASE_CHECK_EN_R(crate::FieldReader::new(bits))
}
}
impl core::ops::Deref for REG0_ERASE_CHECK_EN_R {
type Target = crate::FieldReader<u8, u8>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
#[doc = "Field `REG0_ERASE_CHECK_EN` writer - For PRINCE region0 enable checking whether all encrypted pages are erased together. 00 - Check is disabled. 01, 10, 11 - Check is enabled."]
pub struct REG0_ERASE_CHECK_EN_W<'a> {
w: &'a mut W,
}
impl<'a> REG0_ERASE_CHECK_EN_W<'a> {
#[doc = r"Writes raw bits to the field"]
#[inline(always)]
pub unsafe fn bits(self, value: u8) -> &'a mut W {
self.w.bits = (self.w.bits & !(0x03 << 24)) | ((value as u32 & 0x03) << 24);
self.w
}
}
#[doc = "Field `REG1_ERASE_CHECK_EN` reader - For PRINCE region1 enable checking whether all encrypted pages are erased together. 00 - Check is disabled. 01, 10, 11 - Check is enabled."]
pub struct REG1_ERASE_CHECK_EN_R(crate::FieldReader<u8, u8>);
impl REG1_ERASE_CHECK_EN_R {
#[inline(always)]
pub(crate) fn new(bits: u8) -> Self {
REG1_ERASE_CHECK_EN_R(crate::FieldReader::new(bits))
}
}
impl core::ops::Deref for REG1_ERASE_CHECK_EN_R {
type Target = crate::FieldReader<u8, u8>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
#[doc = "Field `REG1_ERASE_CHECK_EN` writer - For PRINCE region1 enable checking whether all encrypted pages are erased together. 00 - Check is disabled. 01, 10, 11 - Check is enabled."]
pub struct REG1_ERASE_CHECK_EN_W<'a> {
w: &'a mut W,
}
impl<'a> REG1_ERASE_CHECK_EN_W<'a> {
#[doc = r"Writes raw bits to the field"]
#[inline(always)]
pub unsafe fn bits(self, value: u8) -> &'a mut W {
self.w.bits = (self.w.bits & !(0x03 << 26)) | ((value as u32 & 0x03) << 26);
self.w
}
}
#[doc = "Field `REG2_ERASE_CHECK_EN` reader - For PRINCE region2 enable checking whether all encrypted pages are erased together. 00 - Check is disabled. 01, 10, 11 - Check is enabled."]
pub struct REG2_ERASE_CHECK_EN_R(crate::FieldReader<u8, u8>);
impl REG2_ERASE_CHECK_EN_R {
#[inline(always)]
pub(crate) fn new(bits: u8) -> Self {
REG2_ERASE_CHECK_EN_R(crate::FieldReader::new(bits))
}
}
impl core::ops::Deref for REG2_ERASE_CHECK_EN_R {
type Target = crate::FieldReader<u8, u8>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
#[doc = "Field `REG2_ERASE_CHECK_EN` writer - For PRINCE region2 enable checking whether all encrypted pages are erased together. 00 - Check is disabled. 01, 10, 11 - Check is enabled."]
pub struct REG2_ERASE_CHECK_EN_W<'a> {
w: &'a mut W,
}
impl<'a> REG2_ERASE_CHECK_EN_W<'a> {
#[doc = r"Writes raw bits to the field"]
#[inline(always)]
pub unsafe fn bits(self, value: u8) -> &'a mut W {
self.w.bits = (self.w.bits & !(0x03 << 28)) | ((value as u32 & 0x03) << 28);
self.w
}
}
impl R {
#[doc = "Bits 0:3 - Programmable portion of the base address of region 0."]
#[inline(always)]
pub fn addr0_prg(&self) -> ADDR0_PRG_R {
ADDR0_PRG_R::new((self.bits & 0x0f) as u8)
}
#[doc = "Bits 4:7 - Programmable portion of the base address of region 1."]
#[inline(always)]
pub fn addr1_prg(&self) -> ADDR1_PRG_R {
ADDR1_PRG_R::new(((self.bits >> 4) & 0x0f) as u8)
}
#[doc = "Bits 8:11 - Programmable portion of the base address of region 2."]
#[inline(always)]
pub fn addr2_prg(&self) -> ADDR2_PRG_R {
ADDR2_PRG_R::new(((self.bits >> 8) & 0x0f) as u8)
}
#[doc = "Bits 16:17 - Lock PRINCE region0 settings. 00 - Region is not locked. 01, 10, 11 - Region is locked."]
#[inline(always)]
pub fn lock_reg0(&self) -> LOCK_REG0_R {
LOCK_REG0_R::new(((self.bits >> 16) & 0x03) as u8)
}
#[doc = "Bits 18:19 - Lock PRINCE region1 settings. 00 - Region is not locked. 01, 10, 11 - Region is locked."]
#[inline(always)]
pub fn lock_reg1(&self) -> LOCK_REG1_R {
LOCK_REG1_R::new(((self.bits >> 18) & 0x03) as u8)
}
#[doc = "Bits 20:21 - Lock PRINCE region2 settings. 00 - Region is not locked. 01, 10, 11 - Region is locked."]
#[inline(always)]
pub fn lock_reg2(&self) -> LOCK_REG2_R {
LOCK_REG2_R::new(((self.bits >> 20) & 0x03) as u8)
}
#[doc = "Bits 24:25 - For PRINCE region0 enable checking whether all encrypted pages are erased together. 00 - Check is disabled. 01, 10, 11 - Check is enabled."]
#[inline(always)]
pub fn reg0_erase_check_en(&self) -> REG0_ERASE_CHECK_EN_R {
REG0_ERASE_CHECK_EN_R::new(((self.bits >> 24) & 0x03) as u8)
}
#[doc = "Bits 26:27 - For PRINCE region1 enable checking whether all encrypted pages are erased together. 00 - Check is disabled. 01, 10, 11 - Check is enabled."]
#[inline(always)]
pub fn reg1_erase_check_en(&self) -> REG1_ERASE_CHECK_EN_R {
REG1_ERASE_CHECK_EN_R::new(((self.bits >> 26) & 0x03) as u8)
}
#[doc = "Bits 28:29 - For PRINCE region2 enable checking whether all encrypted pages are erased together. 00 - Check is disabled. 01, 10, 11 - Check is enabled."]
#[inline(always)]
pub fn reg2_erase_check_en(&self) -> REG2_ERASE_CHECK_EN_R {
REG2_ERASE_CHECK_EN_R::new(((self.bits >> 28) & 0x03) as u8)
}
}
impl W {
#[doc = "Bits 0:3 - Programmable portion of the base address of region 0."]
#[inline(always)]
pub fn addr0_prg(&mut self) -> ADDR0_PRG_W {
ADDR0_PRG_W { w: self }
}
#[doc = "Bits 4:7 - Programmable portion of the base address of region 1."]
#[inline(always)]
pub fn addr1_prg(&mut self) -> ADDR1_PRG_W {
ADDR1_PRG_W { w: self }
}
#[doc = "Bits 8:11 - Programmable portion of the base address of region 2."]
#[inline(always)]
pub fn addr2_prg(&mut self) -> ADDR2_PRG_W {
ADDR2_PRG_W { w: self }
}
#[doc = "Bits 16:17 - Lock PRINCE region0 settings. 00 - Region is not locked. 01, 10, 11 - Region is locked."]
#[inline(always)]
pub fn lock_reg0(&mut self) -> LOCK_REG0_W {
LOCK_REG0_W { w: self }
}
#[doc = "Bits 18:19 - Lock PRINCE region1 settings. 00 - Region is not locked. 01, 10, 11 - Region is locked."]
#[inline(always)]
pub fn lock_reg1(&mut self) -> LOCK_REG1_W {
LOCK_REG1_W { w: self }
}
#[doc = "Bits 20:21 - Lock PRINCE region2 settings. 00 - Region is not locked. 01, 10, 11 - Region is locked."]
#[inline(always)]
pub fn lock_reg2(&mut self) -> LOCK_REG2_W {
LOCK_REG2_W { w: self }
}
#[doc = "Bits 24:25 - For PRINCE region0 enable checking whether all encrypted pages are erased together. 00 - Check is disabled. 01, 10, 11 - Check is enabled."]
#[inline(always)]
pub fn reg0_erase_check_en(&mut self) -> REG0_ERASE_CHECK_EN_W {
REG0_ERASE_CHECK_EN_W { w: self }
}
#[doc = "Bits 26:27 - For PRINCE region1 enable checking whether all encrypted pages are erased together. 00 - Check is disabled. 01, 10, 11 - Check is enabled."]
#[inline(always)]
pub fn reg1_erase_check_en(&mut self) -> REG1_ERASE_CHECK_EN_W {
REG1_ERASE_CHECK_EN_W { w: self }
}
#[doc = "Bits 28:29 - For PRINCE region2 enable checking whether all encrypted pages are erased together. 00 - Check is disabled. 01, 10, 11 - Check is enabled."]
#[inline(always)]
pub fn reg2_erase_check_en(&mut self) -> REG2_ERASE_CHECK_EN_W {
REG2_ERASE_CHECK_EN_W { w: self }
}
#[doc = "Writes raw bits to the register."]
#[inline(always)]
pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
self.0.bits(bits);
self
}
}
#[doc = ".\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [prince_base_addr](index.html) module"]
pub struct PRINCE_BASE_ADDR_SPEC;
impl crate::RegisterSpec for PRINCE_BASE_ADDR_SPEC {
type Ux = u32;
}
#[doc = "`read()` method returns [prince_base_addr::R](R) reader structure"]
impl crate::Readable for PRINCE_BASE_ADDR_SPEC {
type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [prince_base_addr::W](W) writer structure"]
impl crate::Writable for PRINCE_BASE_ADDR_SPEC {
type Writer = W;
}
#[doc = "`reset()` method sets PRINCE_BASE_ADDR to value 0"]
impl crate::Resettable for PRINCE_BASE_ADDR_SPEC {
#[inline(always)]
fn reset_value() -> Self::Ux {
0
}
}
