1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114
#[doc = r"Register block"] #[repr(C)] pub struct RegisterBlock { _reserved0: [u8; 1024usize], #[doc = "0x400 - SPI Configuration register"] pub cfg: crate::Reg<cfg::CFG_SPEC>, #[doc = "0x404 - SPI Delay register"] pub dly: crate::Reg<dly::DLY_SPEC>, #[doc = "0x408 - SPI Status. Some status flags can be cleared by writing a 1 to that bit position."] pub stat: crate::Reg<stat::STAT_SPEC>, #[doc = "0x40c - SPI Interrupt Enable read and Set. A complete value may be read from this register. Writing a 1 to any implemented bit position causes that bit to be set."] pub intenset: crate::Reg<intenset::INTENSET_SPEC>, #[doc = "0x410 - SPI Interrupt Enable Clear. Writing a 1 to any implemented bit position causes the corresponding bit in INTENSET to be cleared."] pub intenclr: crate::Reg<intenclr::INTENCLR_SPEC>, _reserved5: [u8; 16usize], #[doc = "0x424 - SPI clock Divider"] pub div: crate::Reg<div::DIV_SPEC>, #[doc = "0x428 - SPI Interrupt Status"] pub intstat: crate::Reg<intstat::INTSTAT_SPEC>, _reserved7: [u8; 2516usize], #[doc = "0xe00 - FIFO configuration and enable register."] pub fifocfg: crate::Reg<fifocfg::FIFOCFG_SPEC>, #[doc = "0xe04 - FIFO status register."] pub fifostat: crate::Reg<fifostat::FIFOSTAT_SPEC>, #[doc = "0xe08 - FIFO trigger settings for interrupt and DMA request."] pub fifotrig: crate::Reg<fifotrig::FIFOTRIG_SPEC>, _reserved10: [u8; 4usize], #[doc = "0xe10 - FIFO interrupt enable set (enable) and read register."] pub fifointenset: crate::Reg<fifointenset::FIFOINTENSET_SPEC>, #[doc = "0xe14 - FIFO interrupt enable clear (disable) and read register."] pub fifointenclr: crate::Reg<fifointenclr::FIFOINTENCLR_SPEC>, #[doc = "0xe18 - FIFO interrupt status register."] pub fifointstat: crate::Reg<fifointstat::FIFOINTSTAT_SPEC>, _reserved13: [u8; 4usize], #[doc = "0xe20 - FIFO write data."] pub fifowr: crate::Reg<fifowr::FIFOWR_SPEC>, _reserved14: [u8; 12usize], #[doc = "0xe30 - FIFO read data."] pub fiford: crate::Reg<fiford::FIFORD_SPEC>, _reserved15: [u8; 12usize], #[doc = "0xe40 - FIFO data read with no FIFO pop."] pub fifordnopop: crate::Reg<fifordnopop::FIFORDNOPOP_SPEC>, _reserved16: [u8; 440usize], #[doc = "0xffc - Peripheral identification register."] pub id: crate::Reg<id::ID_SPEC>, } #[doc = "CFG register accessor: an alias for `Reg<CFG_SPEC>`"] pub type CFG = crate::Reg<cfg::CFG_SPEC>; #[doc = "SPI Configuration register"] pub mod cfg; #[doc = "DLY register accessor: an alias for `Reg<DLY_SPEC>`"] pub type DLY = crate::Reg<dly::DLY_SPEC>; #[doc = "SPI Delay register"] pub mod dly; #[doc = "STAT register accessor: an alias for `Reg<STAT_SPEC>`"] pub type STAT = crate::Reg<stat::STAT_SPEC>; #[doc = "SPI Status. Some status flags can be cleared by writing a 1 to that bit position."] pub mod stat; #[doc = "INTENSET register accessor: an alias for `Reg<INTENSET_SPEC>`"] pub type INTENSET = crate::Reg<intenset::INTENSET_SPEC>; #[doc = "SPI Interrupt Enable read and Set. A complete value may be read from this register. Writing a 1 to any implemented bit position causes that bit to be set."] pub mod intenset; #[doc = "INTENCLR register accessor: an alias for `Reg<INTENCLR_SPEC>`"] pub type INTENCLR = crate::Reg<intenclr::INTENCLR_SPEC>; #[doc = "SPI Interrupt Enable Clear. Writing a 1 to any implemented bit position causes the corresponding bit in INTENSET to be cleared."] pub mod intenclr; #[doc = "DIV register accessor: an alias for `Reg<DIV_SPEC>`"] pub type DIV = crate::Reg<div::DIV_SPEC>; #[doc = "SPI clock Divider"] pub mod div; #[doc = "INTSTAT register accessor: an alias for `Reg<INTSTAT_SPEC>`"] pub type INTSTAT = crate::Reg<intstat::INTSTAT_SPEC>; #[doc = "SPI Interrupt Status"] pub mod intstat; #[doc = "FIFOCFG register accessor: an alias for `Reg<FIFOCFG_SPEC>`"] pub type FIFOCFG = crate::Reg<fifocfg::FIFOCFG_SPEC>; #[doc = "FIFO configuration and enable register."] pub mod fifocfg; #[doc = "FIFOSTAT register accessor: an alias for `Reg<FIFOSTAT_SPEC>`"] pub type FIFOSTAT = crate::Reg<fifostat::FIFOSTAT_SPEC>; #[doc = "FIFO status register."] pub mod fifostat; #[doc = "FIFOTRIG register accessor: an alias for `Reg<FIFOTRIG_SPEC>`"] pub type FIFOTRIG = crate::Reg<fifotrig::FIFOTRIG_SPEC>; #[doc = "FIFO trigger settings for interrupt and DMA request."] pub mod fifotrig; #[doc = "FIFOINTENSET register accessor: an alias for `Reg<FIFOINTENSET_SPEC>`"] pub type FIFOINTENSET = crate::Reg<fifointenset::FIFOINTENSET_SPEC>; #[doc = "FIFO interrupt enable set (enable) and read register."] pub mod fifointenset; #[doc = "FIFOINTENCLR register accessor: an alias for `Reg<FIFOINTENCLR_SPEC>`"] pub type FIFOINTENCLR = crate::Reg<fifointenclr::FIFOINTENCLR_SPEC>; #[doc = "FIFO interrupt enable clear (disable) and read register."] pub mod fifointenclr; #[doc = "FIFOINTSTAT register accessor: an alias for `Reg<FIFOINTSTAT_SPEC>`"] pub type FIFOINTSTAT = crate::Reg<fifointstat::FIFOINTSTAT_SPEC>; #[doc = "FIFO interrupt status register."] pub mod fifointstat; #[doc = "FIFOWR register accessor: an alias for `Reg<FIFOWR_SPEC>`"] pub type FIFOWR = crate::Reg<fifowr::FIFOWR_SPEC>; #[doc = "FIFO write data."] pub mod fifowr; #[doc = "FIFORD register accessor: an alias for `Reg<FIFORD_SPEC>`"] pub type FIFORD = crate::Reg<fiford::FIFORD_SPEC>; #[doc = "FIFO read data."] pub mod fiford; #[doc = "FIFORDNOPOP register accessor: an alias for `Reg<FIFORDNOPOP_SPEC>`"] pub type FIFORDNOPOP = crate::Reg<fifordnopop::FIFORDNOPOP_SPEC>; #[doc = "FIFO data read with no FIFO pop."] pub mod fifordnopop; #[doc = "ID register accessor: an alias for `Reg<ID_SPEC>`"] pub type ID = crate::Reg<id::ID_SPEC>; #[doc = "Peripheral identification register."] pub mod id;