| IRQCPU0_R | Field IRQCPU0 reader - The IRQ number of the interrupt that acts as the Non-Maskable Interrupt (NMI) for the CPU0, if enabled by NMIENCPU0.
|
| IRQCPU0_W | Field IRQCPU0 writer - The IRQ number of the interrupt that acts as the Non-Maskable Interrupt (NMI) for the CPU0, if enabled by NMIENCPU0.
|
| IRQCPU1_R | Field IRQCPU1 reader - The IRQ number of the interrupt that acts as the Non-Maskable Interrupt (NMI) for the CPU1, if enabled by NMIENCPU1.
|
| IRQCPU1_W | Field IRQCPU1 writer - The IRQ number of the interrupt that acts as the Non-Maskable Interrupt (NMI) for the CPU1, if enabled by NMIENCPU1.
|
| NMIENCPU0_R | Field NMIENCPU0 reader - Write a 1 to this bit to enable the Non-Maskable Interrupt (NMI) source selected by IRQCPU0.
|
| NMIENCPU0_W | Field NMIENCPU0 writer - Write a 1 to this bit to enable the Non-Maskable Interrupt (NMI) source selected by IRQCPU0.
|
| NMIENCPU1_R | Field NMIENCPU1 reader - Write a 1 to this bit to enable the Non-Maskable Interrupt (NMI) source selected by IRQCPU1.
|
| NMIENCPU1_W | Field NMIENCPU1 writer - Write a 1 to this bit to enable the Non-Maskable Interrupt (NMI) source selected by IRQCPU1.
|
| NMISRC_SPEC | NMI Source Select
|
| R | Register NMISRC reader
|
| W | Register NMISRC writer
|