Module lpc55_pac::spi0::fifocfg[][src]

FIFO configuration and enable register.

Structs

DMARX_R

Field DMARX reader - DMA configuration for receive.

DMARX_W

Field DMARX writer - DMA configuration for receive.

DMATX_R

Field DMATX reader - DMA configuration for transmit.

DMATX_W

Field DMATX writer - DMA configuration for transmit.

EMPTYRX_R

Field EMPTYRX reader - Empty command for the receive FIFO. When a 1 is written to this bit, the RX FIFO is emptied.

EMPTYRX_W

Field EMPTYRX writer - Empty command for the receive FIFO. When a 1 is written to this bit, the RX FIFO is emptied.

EMPTYTX_R

Field EMPTYTX reader - Empty command for the transmit FIFO. When a 1 is written to this bit, the TX FIFO is emptied.

EMPTYTX_W

Field EMPTYTX writer - Empty command for the transmit FIFO. When a 1 is written to this bit, the TX FIFO is emptied.

ENABLERX_R

Field ENABLERX reader - Enable the receive FIFO.

ENABLERX_W

Field ENABLERX writer - Enable the receive FIFO.

ENABLETX_R

Field ENABLETX reader - Enable the transmit FIFO.

ENABLETX_W

Field ENABLETX writer - Enable the transmit FIFO.

FIFOCFG_SPEC

FIFO configuration and enable register.

R

Register FIFOCFG reader

SIZE_R

Field SIZE reader - FIFO size configuration. This is a read-only field. 0x0 = FIFO is configured as 16 entries of 8 bits. 0x1, 0x2, 0x3 = not applicable to USART.

W

Register FIFOCFG writer

WAKERX_R

Field WAKERX reader - Wake-up for receive FIFO level. This allows the device to be woken from reduced power modes (up to power-down, as long as the peripheral function works in that power mode) without enabling the TXLVL interrupt. Only DMA wakes up, processes data, and goes back to sleep. The CPU will remain stopped until woken by another cause, such as DMA completion. See Hardware Wake-up control register.

WAKERX_W

Field WAKERX writer - Wake-up for receive FIFO level. This allows the device to be woken from reduced power modes (up to power-down, as long as the peripheral function works in that power mode) without enabling the TXLVL interrupt. Only DMA wakes up, processes data, and goes back to sleep. The CPU will remain stopped until woken by another cause, such as DMA completion. See Hardware Wake-up control register.

WAKETX_R

Field WAKETX reader - Wake-up for transmit FIFO level. This allows the device to be woken from reduced power modes (up to power-down, as long as the peripheral function works in that power mode) without enabling the TXLVL interrupt. Only DMA wakes up, processes data, and goes back to sleep. The CPU will remain stopped until woken by another cause, such as DMA completion. See Hardware Wake-up control register.

WAKETX_W

Field WAKETX writer - Wake-up for transmit FIFO level. This allows the device to be woken from reduced power modes (up to power-down, as long as the peripheral function works in that power mode) without enabling the TXLVL interrupt. Only DMA wakes up, processes data, and goes back to sleep. The CPU will remain stopped until woken by another cause, such as DMA completion. See Hardware Wake-up control register.

Enums

DMARX_A

DMA configuration for receive.

DMATX_A

DMA configuration for transmit.

ENABLERX_A

Enable the receive FIFO.

ENABLETX_A

Enable the transmit FIFO.

WAKERX_A

Wake-up for receive FIFO level. This allows the device to be woken from reduced power modes (up to power-down, as long as the peripheral function works in that power mode) without enabling the TXLVL interrupt. Only DMA wakes up, processes data, and goes back to sleep. The CPU will remain stopped until woken by another cause, such as DMA completion. See Hardware Wake-up control register.

WAKETX_A

Wake-up for transmit FIFO level. This allows the device to be woken from reduced power modes (up to power-down, as long as the peripheral function works in that power mode) without enabling the TXLVL interrupt. Only DMA wakes up, processes data, and goes back to sleep. The CPU will remain stopped until woken by another cause, such as DMA completion. See Hardware Wake-up control register.