1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254
#[doc = "Reader of register IDINTEN"] pub type R = crate::R<u32, super::IDINTEN>; #[doc = "Writer for register IDINTEN"] pub type W = crate::W<u32, super::IDINTEN>; #[doc = "Register IDINTEN `reset()`'s with value 0"] impl crate::ResetValue for super::IDINTEN { type Type = u32; #[inline(always)] fn reset_value() -> Self::Type { 0 } } #[doc = "Reader of field `TI`"] pub type TI_R = crate::R<bool, bool>; #[doc = "Write proxy for field `TI`"] pub struct TI_W<'a> { w: &'a mut W, } impl<'a> TI_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !0x01) | ((value as u32) & 0x01); self.w } } #[doc = "Reader of field `RI`"] pub type RI_R = crate::R<bool, bool>; #[doc = "Write proxy for field `RI`"] pub struct RI_W<'a> { w: &'a mut W, } impl<'a> RI_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 1)) | (((value as u32) & 0x01) << 1); self.w } } #[doc = "Reader of field `FBE`"] pub type FBE_R = crate::R<bool, bool>; #[doc = "Write proxy for field `FBE`"] pub struct FBE_W<'a> { w: &'a mut W, } impl<'a> FBE_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 2)) | (((value as u32) & 0x01) << 2); self.w } } #[doc = "Reader of field `DU`"] pub type DU_R = crate::R<bool, bool>; #[doc = "Write proxy for field `DU`"] pub struct DU_W<'a> { w: &'a mut W, } impl<'a> DU_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 4)) | (((value as u32) & 0x01) << 4); self.w } } #[doc = "Reader of field `CES`"] pub type CES_R = crate::R<bool, bool>; #[doc = "Write proxy for field `CES`"] pub struct CES_W<'a> { w: &'a mut W, } impl<'a> CES_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 5)) | (((value as u32) & 0x01) << 5); self.w } } #[doc = "Reader of field `NIS`"] pub type NIS_R = crate::R<bool, bool>; #[doc = "Write proxy for field `NIS`"] pub struct NIS_W<'a> { w: &'a mut W, } impl<'a> NIS_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 8)) | (((value as u32) & 0x01) << 8); self.w } } #[doc = "Reader of field `AIS`"] pub type AIS_R = crate::R<bool, bool>; #[doc = "Write proxy for field `AIS`"] pub struct AIS_W<'a> { w: &'a mut W, } impl<'a> AIS_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 9)) | (((value as u32) & 0x01) << 9); self.w } } impl R { #[doc = "Bit 0 - Transmit Interrupt Enable."] #[inline(always)] pub fn ti(&self) -> TI_R { TI_R::new((self.bits & 0x01) != 0) } #[doc = "Bit 1 - Receive Interrupt Enable."] #[inline(always)] pub fn ri(&self) -> RI_R { RI_R::new(((self.bits >> 1) & 0x01) != 0) } #[doc = "Bit 2 - Fatal Bus Error Enable."] #[inline(always)] pub fn fbe(&self) -> FBE_R { FBE_R::new(((self.bits >> 2) & 0x01) != 0) } #[doc = "Bit 4 - Descriptor Unavailable Interrupt."] #[inline(always)] pub fn du(&self) -> DU_R { DU_R::new(((self.bits >> 4) & 0x01) != 0) } #[doc = "Bit 5 - Card Error summary Interrupt Enable."] #[inline(always)] pub fn ces(&self) -> CES_R { CES_R::new(((self.bits >> 5) & 0x01) != 0) } #[doc = "Bit 8 - Normal Interrupt Summary Enable."] #[inline(always)] pub fn nis(&self) -> NIS_R { NIS_R::new(((self.bits >> 8) & 0x01) != 0) } #[doc = "Bit 9 - Abnormal Interrupt Summary Enable."] #[inline(always)] pub fn ais(&self) -> AIS_R { AIS_R::new(((self.bits >> 9) & 0x01) != 0) } } impl W { #[doc = "Bit 0 - Transmit Interrupt Enable."] #[inline(always)] pub fn ti(&mut self) -> TI_W { TI_W { w: self } } #[doc = "Bit 1 - Receive Interrupt Enable."] #[inline(always)] pub fn ri(&mut self) -> RI_W { RI_W { w: self } } #[doc = "Bit 2 - Fatal Bus Error Enable."] #[inline(always)] pub fn fbe(&mut self) -> FBE_W { FBE_W { w: self } } #[doc = "Bit 4 - Descriptor Unavailable Interrupt."] #[inline(always)] pub fn du(&mut self) -> DU_W { DU_W { w: self } } #[doc = "Bit 5 - Card Error summary Interrupt Enable."] #[inline(always)] pub fn ces(&mut self) -> CES_W { CES_W { w: self } } #[doc = "Bit 8 - Normal Interrupt Summary Enable."] #[inline(always)] pub fn nis(&mut self) -> NIS_W { NIS_W { w: self } } #[doc = "Bit 9 - Abnormal Interrupt Summary Enable."] #[inline(always)] pub fn ais(&mut self) -> AIS_W { AIS_W { w: self } } }