Module lpc11uxx::ssp0

source ·
Expand description

SSP/SPI

Modules

Clock Prescale Register
Control Register 0. Selects the serial clock rate, bus type, and data size.
Control Register 1. Selects master/slave and other modes.
Data Register. Writes fill the transmit FIFO, and reads empty the receive FIFO.
SSPICR Interrupt Clear Register
Interrupt Mask Set and Clear Register
Masked Interrupt Status Register
Raw Interrupt Status Register
Status Register

Structs

Clock Prescale Register
Control Register 0. Selects the serial clock rate, bus type, and data size.
Control Register 1. Selects master/slave and other modes.
Data Register. Writes fill the transmit FIFO, and reads empty the receive FIFO.
SSPICR Interrupt Clear Register
Interrupt Mask Set and Clear Register
Masked Interrupt Status Register
Raw Interrupt Status Register
Register block
Status Register