pub const DFL_FPGA_PORT_RESET: u32 = 46656;