1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70
#[doc = r" Register block"] #[repr(C)] pub struct RegisterBlock { _reserved0: [u8; 8usize], #[doc = "0x08 - Crossbar Switch (AXBS) Slave Configuration"] pub plasc: PLASC, #[doc = "0x0a - Crossbar Switch (AXBS) Master Configuration"] pub plamc: PLAMC, #[doc = "0x0c - Control Register"] pub cr: CR, #[doc = "0x10 - Interrupt Status Register"] pub iscr: ISCR, #[doc = "0x14 - ETB Counter Control register"] pub etbcc: ETBCC, #[doc = "0x18 - ETB Reload register"] pub etbrl: ETBRL, #[doc = "0x1c - ETB Counter Value register"] pub etbcnt: ETBCNT, _reserved1: [u8; 16usize], #[doc = "0x30 - Process ID register"] pub pid: PID, } #[doc = "Crossbar Switch (AXBS) Slave Configuration"] pub struct PLASC { register: ::vcell::VolatileCell<u16>, } #[doc = "Crossbar Switch (AXBS) Slave Configuration"] pub mod plasc; #[doc = "Crossbar Switch (AXBS) Master Configuration"] pub struct PLAMC { register: ::vcell::VolatileCell<u16>, } #[doc = "Crossbar Switch (AXBS) Master Configuration"] pub mod plamc; #[doc = "Control Register"] pub struct CR { register: ::vcell::VolatileCell<u32>, } #[doc = "Control Register"] pub mod cr; #[doc = "Interrupt Status Register"] pub struct ISCR { register: ::vcell::VolatileCell<u32>, } #[doc = "Interrupt Status Register"] pub mod iscr; #[doc = "ETB Counter Control register"] pub struct ETBCC { register: ::vcell::VolatileCell<u32>, } #[doc = "ETB Counter Control register"] pub mod etbcc; #[doc = "ETB Reload register"] pub struct ETBRL { register: ::vcell::VolatileCell<u32>, } #[doc = "ETB Reload register"] pub mod etbrl; #[doc = "ETB Counter Value register"] pub struct ETBCNT { register: ::vcell::VolatileCell<u32>, } #[doc = "ETB Counter Value register"] pub mod etbcnt; #[doc = "Process ID register"] pub struct PID { register: ::vcell::VolatileCell<u32>, } #[doc = "Process ID register"] pub mod pid;