1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84
#[doc = "Reader of register CTRL"] pub type R = crate::R<u32, super::CTRL>; #[doc = "Writer for register CTRL"] pub type W = crate::W<u32, super::CTRL>; #[doc = "Register CTRL `reset()`'s with value 0"] impl crate::ResetValue for super::CTRL { type Type = u32; #[inline(always)] fn reset_value() -> Self::Type { 0 } } #[doc = "Reader of field `INTEN`"] pub type INTEN_R = crate::R<bool, bool>; #[doc = "Write proxy for field `INTEN`"] pub struct INTEN_W<'a> { w: &'a mut W, } impl<'a> INTEN_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !0x01) | ((value as u32) & 0x01); self.w } } #[doc = "Reader of field `RESEN`"] pub type RESEN_R = crate::R<bool, bool>; #[doc = "Write proxy for field `RESEN`"] pub struct RESEN_W<'a> { w: &'a mut W, } impl<'a> RESEN_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 1)) | (((value as u32) & 0x01) << 1); self.w } } impl R { #[doc = "Bit 0 - Enable the interrupt event"] #[inline(always)] pub fn inten(&self) -> INTEN_R { INTEN_R::new((self.bits & 0x01) != 0) } #[doc = "Bit 1 - Enable watchdog reset output"] #[inline(always)] pub fn resen(&self) -> RESEN_R { RESEN_R::new(((self.bits >> 1) & 0x01) != 0) } } impl W { #[doc = "Bit 0 - Enable the interrupt event"] #[inline(always)] pub fn inten(&mut self) -> INTEN_W { INTEN_W { w: self } } #[doc = "Bit 1 - Enable watchdog reset output"] #[inline(always)] pub fn resen(&mut self) -> RESEN_W { RESEN_W { w: self } } }