1
  2
  3
  4
  5
  6
  7
  8
  9
 10
 11
 12
 13
 14
 15
 16
 17
 18
 19
 20
 21
 22
 23
 24
 25
 26
 27
 28
 29
 30
 31
 32
 33
 34
 35
 36
 37
 38
 39
 40
 41
 42
 43
 44
 45
 46
 47
 48
 49
 50
 51
 52
 53
 54
 55
 56
 57
 58
 59
 60
 61
 62
 63
 64
 65
 66
 67
 68
 69
 70
 71
 72
 73
 74
 75
 76
 77
 78
 79
 80
 81
 82
 83
 84
 85
 86
 87
 88
 89
 90
 91
 92
 93
 94
 95
 96
 97
 98
 99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349

#[doc = "Reader of register USBCMD_STS_INTR"]
pub type R = crate::R<u32, super::USBCMD_STS_INTR>;
#[doc = "Writer for register USBCMD_STS_INTR"]
pub type W = crate::W<u32, super::USBCMD_STS_INTR>;
#[doc = "Register USBCMD_STS_INTR `reset()`'s with value 0"]
impl crate::ResetValue for super::USBCMD_STS_INTR {
    type Type = u32;
    #[inline(always)]
    fn reset_value() -> Self::Type {
        0
    }
}
#[doc = "Reader of field `OUTSPACEINTEN`"]
pub type OUTSPACEINTEN_R = crate::R<bool, bool>;
#[doc = "Write proxy for field `INDATAREADYINTEN`"]
pub struct INDATAREADYINTEN_W<'a> {
    w: &'a mut W,
}
impl<'a> INDATAREADYINTEN_W<'a> {
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 2)) | (((value as u32) & 0x01) << 2);
        self.w
    }
}
#[doc = "Write proxy for field `FRAMESOFINTEN`"]
pub struct FRAMESOFINTEN_W<'a> {
    w: &'a mut W,
}
impl<'a> FRAMESOFINTEN_W<'a> {
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 3)) | (((value as u32) & 0x01) << 3);
        self.w
    }
}
#[doc = "Write proxy for field `MICROFRAMEINTEN`"]
pub struct MICROFRAMEINTEN_W<'a> {
    w: &'a mut W,
}
impl<'a> MICROFRAMEINTEN_W<'a> {
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 4)) | (((value as u32) & 0x01) << 4);
        self.w
    }
}
#[doc = "Write proxy for field `PORTCHANGINTEN`"]
pub struct PORTCHANGINTEN_W<'a> {
    w: &'a mut W,
}
impl<'a> PORTCHANGINTEN_W<'a> {
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 6)) | (((value as u32) & 0x01) << 6);
        self.w
    }
}
#[doc = "Reader of field `FRAMESOFINT`"]
pub type FRAMESOFINT_R = crate::R<bool, bool>;
#[doc = "Write proxy for field `FRAMESOFINT`"]
pub struct FRAMESOFINT_W<'a> {
    w: &'a mut W,
}
impl<'a> FRAMESOFINT_W<'a> {
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 10)) | (((value as u32) & 0x01) << 10);
        self.w
    }
}
#[doc = "Reader of field `MICROFRAMEINT`"]
pub type MICROFRAMEINT_R = crate::R<bool, bool>;
#[doc = "Write proxy for field `MICROFRAMEINT`"]
pub struct MICROFRAMEINT_W<'a> {
    w: &'a mut W,
}
impl<'a> MICROFRAMEINT_W<'a> {
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 11)) | (((value as u32) & 0x01) << 11);
        self.w
    }
}
#[doc = "Reader of field `PORTCHANGINT`"]
pub type PORTCHANGINT_R = crate::R<bool, bool>;
#[doc = "Write proxy for field `PORTCHANGINT`"]
pub struct PORTCHANGINT_W<'a> {
    w: &'a mut W,
}
impl<'a> PORTCHANGINT_W<'a> {
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 13)) | (((value as u32) & 0x01) << 13);
        self.w
    }
}
#[doc = "Reader of field `HCHALTED`"]
pub type HCHALTED_R = crate::R<bool, bool>;
#[doc = "Reader of field `RUN_STOP`"]
pub type RUN_STOP_R = crate::R<bool, bool>;
#[doc = "Write proxy for field `RUN_STOP`"]
pub struct RUN_STOP_W<'a> {
    w: &'a mut W,
}
impl<'a> RUN_STOP_W<'a> {
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 16)) | (((value as u32) & 0x01) << 16);
        self.w
    }
}
#[doc = "Reader of field `HOSTRESET`"]
pub type HOSTRESET_R = crate::R<bool, bool>;
#[doc = "Write proxy for field `HOSTRESET`"]
pub struct HOSTRESET_W<'a> {
    w: &'a mut W,
}
impl<'a> HOSTRESET_W<'a> {
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 17)) | (((value as u32) & 0x01) << 17);
        self.w
    }
}
#[doc = "Reader of field `CONFIGFLAG`"]
pub type CONFIGFLAG_R = crate::R<bool, bool>;
#[doc = "Write proxy for field `CONFIGFLAG`"]
pub struct CONFIGFLAG_W<'a> {
    w: &'a mut W,
}
impl<'a> CONFIGFLAG_W<'a> {
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 18)) | (((value as u32) & 0x01) << 18);
        self.w
    }
}
#[doc = "Reader of field `INT_SPACE`"]
pub type INT_SPACE_R = crate::R<u8, u8>;
impl R {
    #[doc = "Bit 1 - Hardware interrupt enable bit"]
    #[inline(always)]
    pub fn outspaceinten(&self) -> OUTSPACEINTEN_R {
        OUTSPACEINTEN_R::new(((self.bits >> 1) & 0x01) != 0)
    }
    #[doc = "Bit 10 - Interrupt flag Framesof"]
    #[inline(always)]
    pub fn framesofint(&self) -> FRAMESOFINT_R {
        FRAMESOFINT_R::new(((self.bits >> 10) & 0x01) != 0)
    }
    #[doc = "Bit 11 - Interrupt flag Microframesof"]
    #[inline(always)]
    pub fn microframeint(&self) -> MICROFRAMEINT_R {
        MICROFRAMEINT_R::new(((self.bits >> 11) & 0x01) != 0)
    }
    #[doc = "Bit 13 - Indicate the any port has a change bit transmission from 0 to 1"]
    #[inline(always)]
    pub fn portchangint(&self) -> PORTCHANGINT_R {
        PORTCHANGINT_R::new(((self.bits >> 13) & 0x01) != 0)
    }
    #[doc = "Bit 15 - Indicator controller stop"]
    #[inline(always)]
    pub fn hchalted(&self) -> HCHALTED_R {
        HCHALTED_R::new(((self.bits >> 15) & 0x01) != 0)
    }
    #[doc = "Bit 16 - Perfoms data"]
    #[inline(always)]
    pub fn run_stop(&self) -> RUN_STOP_R {
        RUN_STOP_R::new(((self.bits >> 16) & 0x01) != 0)
    }
    #[doc = "Bit 17 - Initial state of USB-controller"]
    #[inline(always)]
    pub fn hostreset(&self) -> HOSTRESET_R {
        HOSTRESET_R::new(((self.bits >> 17) & 0x01) != 0)
    }
    #[doc = "Bit 18 - Configurate flag"]
    #[inline(always)]
    pub fn configflag(&self) -> CONFIGFLAG_R {
        CONFIGFLAG_R::new(((self.bits >> 18) & 0x01) != 0)
    }
    #[doc = "Bits 24:31"]
    #[inline(always)]
    pub fn int_space(&self) -> INT_SPACE_R {
        INT_SPACE_R::new(((self.bits >> 24) & 0xff) as u8)
    }
}
impl W {
    #[doc = "Bit 2 - Enable interrupt InDataReady"]
    #[inline(always)]
    pub fn indatareadyinten(&mut self) -> INDATAREADYINTEN_W {
        INDATAREADYINTEN_W { w: self }
    }
    #[doc = "Bit 3 - Enable interrupt Frame sof"]
    #[inline(always)]
    pub fn framesofinten(&mut self) -> FRAMESOFINTEN_W {
        FRAMESOFINTEN_W { w: self }
    }
    #[doc = "Bit 4 - Enable interrupt Microframe soa"]
    #[inline(always)]
    pub fn microframeinten(&mut self) -> MICROFRAMEINTEN_W {
        MICROFRAMEINTEN_W { w: self }
    }
    #[doc = "Bit 6 - Enable interrupt Port change detect"]
    #[inline(always)]
    pub fn portchanginten(&mut self) -> PORTCHANGINTEN_W {
        PORTCHANGINTEN_W { w: self }
    }
    #[doc = "Bit 10 - Interrupt flag Framesof"]
    #[inline(always)]
    pub fn framesofint(&mut self) -> FRAMESOFINT_W {
        FRAMESOFINT_W { w: self }
    }
    #[doc = "Bit 11 - Interrupt flag Microframesof"]
    #[inline(always)]
    pub fn microframeint(&mut self) -> MICROFRAMEINT_W {
        MICROFRAMEINT_W { w: self }
    }
    #[doc = "Bit 13 - Indicate the any port has a change bit transmission from 0 to 1"]
    #[inline(always)]
    pub fn portchangint(&mut self) -> PORTCHANGINT_W {
        PORTCHANGINT_W { w: self }
    }
    #[doc = "Bit 16 - Perfoms data"]
    #[inline(always)]
    pub fn run_stop(&mut self) -> RUN_STOP_W {
        RUN_STOP_W { w: self }
    }
    #[doc = "Bit 17 - Initial state of USB-controller"]
    #[inline(always)]
    pub fn hostreset(&mut self) -> HOSTRESET_W {
        HOSTRESET_W { w: self }
    }
    #[doc = "Bit 18 - Configurate flag"]
    #[inline(always)]
    pub fn configflag(&mut self) -> CONFIGFLAG_W {
        CONFIGFLAG_W { w: self }
    }
}