1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660
#[doc = "Writer for register CHNL_REQ_MASK_CLR"] pub type W = crate::W<u32, super::CHNL_REQ_MASK_CLR>; #[doc = "Register CHNL_REQ_MASK_CLR `reset()`'s with value 0"] impl crate::ResetValue for super::CHNL_REQ_MASK_CLR { type Type = u32; #[inline(always)] fn reset_value() -> Self::Type { 0 } } #[doc = "Write proxy for field `DMA_REQMASKCLR0`"] pub struct DMA_REQMASKCLR0_W<'a> { w: &'a mut W, } impl<'a> DMA_REQMASKCLR0_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !0x01) | ((value as u32) & 0x01); self.w } } #[doc = "Write proxy for field `DMA_REQMASKCLR1`"] pub struct DMA_REQMASKCLR1_W<'a> { w: &'a mut W, } impl<'a> DMA_REQMASKCLR1_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 1)) | (((value as u32) & 0x01) << 1); self.w } } #[doc = "Write proxy for field `DMA_REQMASKCLR2`"] pub struct DMA_REQMASKCLR2_W<'a> { w: &'a mut W, } impl<'a> DMA_REQMASKCLR2_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 2)) | (((value as u32) & 0x01) << 2); self.w } } #[doc = "Write proxy for field `DMA_REQMASKCLR3`"] pub struct DMA_REQMASKCLR3_W<'a> { w: &'a mut W, } impl<'a> DMA_REQMASKCLR3_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 3)) | (((value as u32) & 0x01) << 3); self.w } } #[doc = "Write proxy for field `DMA_REQMASKCLR4`"] pub struct DMA_REQMASKCLR4_W<'a> { w: &'a mut W, } impl<'a> DMA_REQMASKCLR4_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 4)) | (((value as u32) & 0x01) << 4); self.w } } #[doc = "Write proxy for field `DMA_REQMASKCLR5`"] pub struct DMA_REQMASKCLR5_W<'a> { w: &'a mut W, } impl<'a> DMA_REQMASKCLR5_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 5)) | (((value as u32) & 0x01) << 5); self.w } } #[doc = "Write proxy for field `DMA_REQMASKCLR6`"] pub struct DMA_REQMASKCLR6_W<'a> { w: &'a mut W, } impl<'a> DMA_REQMASKCLR6_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 6)) | (((value as u32) & 0x01) << 6); self.w } } #[doc = "Write proxy for field `DMA_REQMASKCLR7`"] pub struct DMA_REQMASKCLR7_W<'a> { w: &'a mut W, } impl<'a> DMA_REQMASKCLR7_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 7)) | (((value as u32) & 0x01) << 7); self.w } } #[doc = "Write proxy for field `DMA_REQMASKCLR8`"] pub struct DMA_REQMASKCLR8_W<'a> { w: &'a mut W, } impl<'a> DMA_REQMASKCLR8_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 8)) | (((value as u32) & 0x01) << 8); self.w } } #[doc = "Write proxy for field `DMA_REQMASKCLR9`"] pub struct DMA_REQMASKCLR9_W<'a> { w: &'a mut W, } impl<'a> DMA_REQMASKCLR9_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 9)) | (((value as u32) & 0x01) << 9); self.w } } #[doc = "Write proxy for field `DMA_REQMASKCLR10`"] pub struct DMA_REQMASKCLR10_W<'a> { w: &'a mut W, } impl<'a> DMA_REQMASKCLR10_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 10)) | (((value as u32) & 0x01) << 10); self.w } } #[doc = "Write proxy for field `DMA_REQMASKCLR11`"] pub struct DMA_REQMASKCLR11_W<'a> { w: &'a mut W, } impl<'a> DMA_REQMASKCLR11_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 11)) | (((value as u32) & 0x01) << 11); self.w } } #[doc = "Write proxy for field `DMA_REQMASKCLR12`"] pub struct DMA_REQMASKCLR12_W<'a> { w: &'a mut W, } impl<'a> DMA_REQMASKCLR12_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 12)) | (((value as u32) & 0x01) << 12); self.w } } #[doc = "Write proxy for field `DMA_REQMASKCLR13`"] pub struct DMA_REQMASKCLR13_W<'a> { w: &'a mut W, } impl<'a> DMA_REQMASKCLR13_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 13)) | (((value as u32) & 0x01) << 13); self.w } } #[doc = "Write proxy for field `DMA_REQMASKCLR14`"] pub struct DMA_REQMASKCLR14_W<'a> { w: &'a mut W, } impl<'a> DMA_REQMASKCLR14_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 14)) | (((value as u32) & 0x01) << 14); self.w } } #[doc = "Write proxy for field `DMA_REQMASKCLR15`"] pub struct DMA_REQMASKCLR15_W<'a> { w: &'a mut W, } impl<'a> DMA_REQMASKCLR15_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 15)) | (((value as u32) & 0x01) << 15); self.w } } #[doc = "Write proxy for field `DMA_REQMASKCLR16`"] pub struct DMA_REQMASKCLR16_W<'a> { w: &'a mut W, } impl<'a> DMA_REQMASKCLR16_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 16)) | (((value as u32) & 0x01) << 16); self.w } } #[doc = "Write proxy for field `DMA_REQMASKCLR17`"] pub struct DMA_REQMASKCLR17_W<'a> { w: &'a mut W, } impl<'a> DMA_REQMASKCLR17_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 17)) | (((value as u32) & 0x01) << 17); self.w } } #[doc = "Write proxy for field `DMA_REQMASKCLR18`"] pub struct DMA_REQMASKCLR18_W<'a> { w: &'a mut W, } impl<'a> DMA_REQMASKCLR18_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 18)) | (((value as u32) & 0x01) << 18); self.w } } #[doc = "Write proxy for field `DMA_REQMASKCLR19`"] pub struct DMA_REQMASKCLR19_W<'a> { w: &'a mut W, } impl<'a> DMA_REQMASKCLR19_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 19)) | (((value as u32) & 0x01) << 19); self.w } } #[doc = "Write proxy for field `DMA_REQMASKCLR20`"] pub struct DMA_REQMASKCLR20_W<'a> { w: &'a mut W, } impl<'a> DMA_REQMASKCLR20_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 20)) | (((value as u32) & 0x01) << 20); self.w } } #[doc = "Write proxy for field `DMA_REQMASKCLR21`"] pub struct DMA_REQMASKCLR21_W<'a> { w: &'a mut W, } impl<'a> DMA_REQMASKCLR21_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 21)) | (((value as u32) & 0x01) << 21); self.w } } #[doc = "Write proxy for field `DMA_REQMASKCLR22`"] pub struct DMA_REQMASKCLR22_W<'a> { w: &'a mut W, } impl<'a> DMA_REQMASKCLR22_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 22)) | (((value as u32) & 0x01) << 22); self.w } } #[doc = "Write proxy for field `DMA_REQMASKCLR23`"] pub struct DMA_REQMASKCLR23_W<'a> { w: &'a mut W, } impl<'a> DMA_REQMASKCLR23_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 23)) | (((value as u32) & 0x01) << 23); self.w } } impl W { #[doc = "Bit 0"] #[inline(always)] pub fn dma_reqmaskclr0(&mut self) -> DMA_REQMASKCLR0_W { DMA_REQMASKCLR0_W { w: self } } #[doc = "Bit 1"] #[inline(always)] pub fn dma_reqmaskclr1(&mut self) -> DMA_REQMASKCLR1_W { DMA_REQMASKCLR1_W { w: self } } #[doc = "Bit 2"] #[inline(always)] pub fn dma_reqmaskclr2(&mut self) -> DMA_REQMASKCLR2_W { DMA_REQMASKCLR2_W { w: self } } #[doc = "Bit 3"] #[inline(always)] pub fn dma_reqmaskclr3(&mut self) -> DMA_REQMASKCLR3_W { DMA_REQMASKCLR3_W { w: self } } #[doc = "Bit 4"] #[inline(always)] pub fn dma_reqmaskclr4(&mut self) -> DMA_REQMASKCLR4_W { DMA_REQMASKCLR4_W { w: self } } #[doc = "Bit 5"] #[inline(always)] pub fn dma_reqmaskclr5(&mut self) -> DMA_REQMASKCLR5_W { DMA_REQMASKCLR5_W { w: self } } #[doc = "Bit 6"] #[inline(always)] pub fn dma_reqmaskclr6(&mut self) -> DMA_REQMASKCLR6_W { DMA_REQMASKCLR6_W { w: self } } #[doc = "Bit 7"] #[inline(always)] pub fn dma_reqmaskclr7(&mut self) -> DMA_REQMASKCLR7_W { DMA_REQMASKCLR7_W { w: self } } #[doc = "Bit 8"] #[inline(always)] pub fn dma_reqmaskclr8(&mut self) -> DMA_REQMASKCLR8_W { DMA_REQMASKCLR8_W { w: self } } #[doc = "Bit 9"] #[inline(always)] pub fn dma_reqmaskclr9(&mut self) -> DMA_REQMASKCLR9_W { DMA_REQMASKCLR9_W { w: self } } #[doc = "Bit 10"] #[inline(always)] pub fn dma_reqmaskclr10(&mut self) -> DMA_REQMASKCLR10_W { DMA_REQMASKCLR10_W { w: self } } #[doc = "Bit 11"] #[inline(always)] pub fn dma_reqmaskclr11(&mut self) -> DMA_REQMASKCLR11_W { DMA_REQMASKCLR11_W { w: self } } #[doc = "Bit 12"] #[inline(always)] pub fn dma_reqmaskclr12(&mut self) -> DMA_REQMASKCLR12_W { DMA_REQMASKCLR12_W { w: self } } #[doc = "Bit 13"] #[inline(always)] pub fn dma_reqmaskclr13(&mut self) -> DMA_REQMASKCLR13_W { DMA_REQMASKCLR13_W { w: self } } #[doc = "Bit 14"] #[inline(always)] pub fn dma_reqmaskclr14(&mut self) -> DMA_REQMASKCLR14_W { DMA_REQMASKCLR14_W { w: self } } #[doc = "Bit 15"] #[inline(always)] pub fn dma_reqmaskclr15(&mut self) -> DMA_REQMASKCLR15_W { DMA_REQMASKCLR15_W { w: self } } #[doc = "Bit 16"] #[inline(always)] pub fn dma_reqmaskclr16(&mut self) -> DMA_REQMASKCLR16_W { DMA_REQMASKCLR16_W { w: self } } #[doc = "Bit 17"] #[inline(always)] pub fn dma_reqmaskclr17(&mut self) -> DMA_REQMASKCLR17_W { DMA_REQMASKCLR17_W { w: self } } #[doc = "Bit 18"] #[inline(always)] pub fn dma_reqmaskclr18(&mut self) -> DMA_REQMASKCLR18_W { DMA_REQMASKCLR18_W { w: self } } #[doc = "Bit 19"] #[inline(always)] pub fn dma_reqmaskclr19(&mut self) -> DMA_REQMASKCLR19_W { DMA_REQMASKCLR19_W { w: self } } #[doc = "Bit 20"] #[inline(always)] pub fn dma_reqmaskclr20(&mut self) -> DMA_REQMASKCLR20_W { DMA_REQMASKCLR20_W { w: self } } #[doc = "Bit 21"] #[inline(always)] pub fn dma_reqmaskclr21(&mut self) -> DMA_REQMASKCLR21_W { DMA_REQMASKCLR21_W { w: self } } #[doc = "Bit 22"] #[inline(always)] pub fn dma_reqmaskclr22(&mut self) -> DMA_REQMASKCLR22_W { DMA_REQMASKCLR22_W { w: self } } #[doc = "Bit 23"] #[inline(always)] pub fn dma_reqmaskclr23(&mut self) -> DMA_REQMASKCLR23_W { DMA_REQMASKCLR23_W { w: self } } }