1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628
#[doc = "Reader of register SIE"] pub type R = crate::R<u32, super::SIE>; #[doc = "Writer for register SIE"] pub type W = crate::W<u32, super::SIE>; #[doc = "Register SIE `reset()`'s with value 0"] impl crate::ResetValue for super::SIE { type Type = u32; #[inline(always)] fn reset_value() -> Self::Type { 0 } } #[doc = "Reader of field `RxFIFOFul`"] pub type RXFIFOFUL_R = crate::R<bool, bool>; #[doc = "Write proxy for field `RxFIFOFul`"] pub struct RXFIFOFUL_W<'a> { w: &'a mut W, } impl<'a> RXFIFOFUL_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !0x01) | ((value as u32) & 0x01); self.w } } #[doc = "Reader of field `TxEm`"] pub type TXEM_R = crate::R<bool, bool>; #[doc = "Write proxy for field `TxEm`"] pub struct TXEM_W<'a> { w: &'a mut W, } impl<'a> TXEM_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 1)) | (((value as u32) & 0x01) << 1); self.w } } #[doc = "Reader of field `LockLoss`"] pub type LOCKLOSS_R = crate::R<bool, bool>; #[doc = "Write proxy for field `LockLoss`"] pub struct LOCKLOSS_W<'a> { w: &'a mut W, } impl<'a> LOCKLOSS_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 2)) | (((value as u32) & 0x01) << 2); self.w } } #[doc = "Reader of field `RxFIFOResyn`"] pub type RXFIFORESYN_R = crate::R<bool, bool>; #[doc = "Write proxy for field `RxFIFOResyn`"] pub struct RXFIFORESYN_W<'a> { w: &'a mut W, } impl<'a> RXFIFORESYN_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 3)) | (((value as u32) & 0x01) << 3); self.w } } #[doc = "Reader of field `RxFIFOUnOv`"] pub type RXFIFOUNOV_R = crate::R<bool, bool>; #[doc = "Write proxy for field `RxFIFOUnOv`"] pub struct RXFIFOUNOV_W<'a> { w: &'a mut W, } impl<'a> RXFIFOUNOV_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 4)) | (((value as u32) & 0x01) << 4); self.w } } #[doc = "Reader of field `UQErr`"] pub type UQERR_R = crate::R<bool, bool>; #[doc = "Write proxy for field `UQErr`"] pub struct UQERR_W<'a> { w: &'a mut W, } impl<'a> UQERR_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 5)) | (((value as u32) & 0x01) << 5); self.w } } #[doc = "Reader of field `UQSync`"] pub type UQSYNC_R = crate::R<bool, bool>; #[doc = "Write proxy for field `UQSync`"] pub struct UQSYNC_W<'a> { w: &'a mut W, } impl<'a> UQSYNC_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 6)) | (((value as u32) & 0x01) << 6); self.w } } #[doc = "Reader of field `QRxOv`"] pub type QRXOV_R = crate::R<bool, bool>; #[doc = "Write proxy for field `QRxOv`"] pub struct QRXOV_W<'a> { w: &'a mut W, } impl<'a> QRXOV_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 7)) | (((value as u32) & 0x01) << 7); self.w } } #[doc = "Reader of field `QRxFul`"] pub type QRXFUL_R = crate::R<bool, bool>; #[doc = "Write proxy for field `QRxFul`"] pub struct QRXFUL_W<'a> { w: &'a mut W, } impl<'a> QRXFUL_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 8)) | (((value as u32) & 0x01) << 8); self.w } } #[doc = "Reader of field `URxOv`"] pub type URXOV_R = crate::R<bool, bool>; #[doc = "Write proxy for field `URxOv`"] pub struct URXOV_W<'a> { w: &'a mut W, } impl<'a> URXOV_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 9)) | (((value as u32) & 0x01) << 9); self.w } } #[doc = "Reader of field `URxFul`"] pub type URXFUL_R = crate::R<bool, bool>; #[doc = "Write proxy for field `URxFul`"] pub struct URXFUL_W<'a> { w: &'a mut W, } impl<'a> URXFUL_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 10)) | (((value as u32) & 0x01) << 10); self.w } } #[doc = "Reader of field `BitErr`"] pub type BITERR_R = crate::R<bool, bool>; #[doc = "Write proxy for field `BitErr`"] pub struct BITERR_W<'a> { w: &'a mut W, } impl<'a> BITERR_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 14)) | (((value as u32) & 0x01) << 14); self.w } } #[doc = "Reader of field `SymErr`"] pub type SYMERR_R = crate::R<bool, bool>; #[doc = "Write proxy for field `SymErr`"] pub struct SYMERR_W<'a> { w: &'a mut W, } impl<'a> SYMERR_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 15)) | (((value as u32) & 0x01) << 15); self.w } } #[doc = "Reader of field `ValNoGood`"] pub type VALNOGOOD_R = crate::R<bool, bool>; #[doc = "Write proxy for field `ValNoGood`"] pub struct VALNOGOOD_W<'a> { w: &'a mut W, } impl<'a> VALNOGOOD_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 16)) | (((value as u32) & 0x01) << 16); self.w } } #[doc = "Reader of field `CNew`"] pub type CNEW_R = crate::R<bool, bool>; #[doc = "Write proxy for field `CNew`"] pub struct CNEW_W<'a> { w: &'a mut W, } impl<'a> CNEW_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 17)) | (((value as u32) & 0x01) << 17); self.w } } #[doc = "Reader of field `TxResyn`"] pub type TXRESYN_R = crate::R<bool, bool>; #[doc = "Write proxy for field `TxResyn`"] pub struct TXRESYN_W<'a> { w: &'a mut W, } impl<'a> TXRESYN_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 18)) | (((value as u32) & 0x01) << 18); self.w } } #[doc = "Reader of field `TxUnOv`"] pub type TXUNOV_R = crate::R<bool, bool>; #[doc = "Write proxy for field `TxUnOv`"] pub struct TXUNOV_W<'a> { w: &'a mut W, } impl<'a> TXUNOV_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 19)) | (((value as u32) & 0x01) << 19); self.w } } #[doc = "Reader of field `Lock`"] pub type LOCK_R = crate::R<bool, bool>; #[doc = "Write proxy for field `Lock`"] pub struct LOCK_W<'a> { w: &'a mut W, } impl<'a> LOCK_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 20)) | (((value as u32) & 0x01) << 20); self.w } } impl R { #[doc = "Bit 0 - SPDIF Rx FIFO full, can't be cleared with reg. IntClear. To clear it, read from Rx FIFO."] #[inline(always)] pub fn rx_fifoful(&self) -> RXFIFOFUL_R { RXFIFOFUL_R::new((self.bits & 0x01) != 0) } #[doc = "Bit 1 - SPDIF Tx FIFO empty, can't be cleared with reg. IntClear. To clear it, write toTx FIFO."] #[inline(always)] pub fn tx_em(&self) -> TXEM_R { TXEM_R::new(((self.bits >> 1) & 0x01) != 0) } #[doc = "Bit 2 - SPDIF receiver loss of lock"] #[inline(always)] pub fn lock_loss(&self) -> LOCKLOSS_R { LOCKLOSS_R::new(((self.bits >> 2) & 0x01) != 0) } #[doc = "Bit 3 - Rx FIFO resync"] #[inline(always)] pub fn rx_fiforesyn(&self) -> RXFIFORESYN_R { RXFIFORESYN_R::new(((self.bits >> 3) & 0x01) != 0) } #[doc = "Bit 4 - Rx FIFO underrun/overrun"] #[inline(always)] pub fn rx_fifoun_ov(&self) -> RXFIFOUNOV_R { RXFIFOUNOV_R::new(((self.bits >> 4) & 0x01) != 0) } #[doc = "Bit 5 - U/Q Channel framing error"] #[inline(always)] pub fn uqerr(&self) -> UQERR_R { UQERR_R::new(((self.bits >> 5) & 0x01) != 0) } #[doc = "Bit 6 - U/Q Channel sync found"] #[inline(always)] pub fn uqsync(&self) -> UQSYNC_R { UQSYNC_R::new(((self.bits >> 6) & 0x01) != 0) } #[doc = "Bit 7 - Q Channel receive register overrun"] #[inline(always)] pub fn qrx_ov(&self) -> QRXOV_R { QRXOV_R::new(((self.bits >> 7) & 0x01) != 0) } #[doc = "Bit 8 - Q Channel receive register full, can't be cleared with reg"] #[inline(always)] pub fn qrx_ful(&self) -> QRXFUL_R { QRXFUL_R::new(((self.bits >> 8) & 0x01) != 0) } #[doc = "Bit 9 - U Channel receive register overrun"] #[inline(always)] pub fn urx_ov(&self) -> URXOV_R { URXOV_R::new(((self.bits >> 9) & 0x01) != 0) } #[doc = "Bit 10 - U Channel receive register full, can't be cleared with reg"] #[inline(always)] pub fn urx_ful(&self) -> URXFUL_R { URXFUL_R::new(((self.bits >> 10) & 0x01) != 0) } #[doc = "Bit 14 - SPDIF receiver found parity bit error"] #[inline(always)] pub fn bit_err(&self) -> BITERR_R { BITERR_R::new(((self.bits >> 14) & 0x01) != 0) } #[doc = "Bit 15 - SPDIF receiver found illegal symbol"] #[inline(always)] pub fn sym_err(&self) -> SYMERR_R { SYMERR_R::new(((self.bits >> 15) & 0x01) != 0) } #[doc = "Bit 16 - SPDIF validity flag no good"] #[inline(always)] pub fn val_no_good(&self) -> VALNOGOOD_R { VALNOGOOD_R::new(((self.bits >> 16) & 0x01) != 0) } #[doc = "Bit 17 - SPDIF receive change in value of control channel"] #[inline(always)] pub fn cnew(&self) -> CNEW_R { CNEW_R::new(((self.bits >> 17) & 0x01) != 0) } #[doc = "Bit 18 - SPDIF Tx FIFO resync"] #[inline(always)] pub fn tx_resyn(&self) -> TXRESYN_R { TXRESYN_R::new(((self.bits >> 18) & 0x01) != 0) } #[doc = "Bit 19 - SPDIF Tx FIFO under/overrun"] #[inline(always)] pub fn tx_un_ov(&self) -> TXUNOV_R { TXUNOV_R::new(((self.bits >> 19) & 0x01) != 0) } #[doc = "Bit 20 - SPDIF receiver's DPLL is locked"] #[inline(always)] pub fn lock(&self) -> LOCK_R { LOCK_R::new(((self.bits >> 20) & 0x01) != 0) } } impl W { #[doc = "Bit 0 - SPDIF Rx FIFO full, can't be cleared with reg. IntClear. To clear it, read from Rx FIFO."] #[inline(always)] pub fn rx_fifoful(&mut self) -> RXFIFOFUL_W { RXFIFOFUL_W { w: self } } #[doc = "Bit 1 - SPDIF Tx FIFO empty, can't be cleared with reg. IntClear. To clear it, write toTx FIFO."] #[inline(always)] pub fn tx_em(&mut self) -> TXEM_W { TXEM_W { w: self } } #[doc = "Bit 2 - SPDIF receiver loss of lock"] #[inline(always)] pub fn lock_loss(&mut self) -> LOCKLOSS_W { LOCKLOSS_W { w: self } } #[doc = "Bit 3 - Rx FIFO resync"] #[inline(always)] pub fn rx_fiforesyn(&mut self) -> RXFIFORESYN_W { RXFIFORESYN_W { w: self } } #[doc = "Bit 4 - Rx FIFO underrun/overrun"] #[inline(always)] pub fn rx_fifoun_ov(&mut self) -> RXFIFOUNOV_W { RXFIFOUNOV_W { w: self } } #[doc = "Bit 5 - U/Q Channel framing error"] #[inline(always)] pub fn uqerr(&mut self) -> UQERR_W { UQERR_W { w: self } } #[doc = "Bit 6 - U/Q Channel sync found"] #[inline(always)] pub fn uqsync(&mut self) -> UQSYNC_W { UQSYNC_W { w: self } } #[doc = "Bit 7 - Q Channel receive register overrun"] #[inline(always)] pub fn qrx_ov(&mut self) -> QRXOV_W { QRXOV_W { w: self } } #[doc = "Bit 8 - Q Channel receive register full, can't be cleared with reg"] #[inline(always)] pub fn qrx_ful(&mut self) -> QRXFUL_W { QRXFUL_W { w: self } } #[doc = "Bit 9 - U Channel receive register overrun"] #[inline(always)] pub fn urx_ov(&mut self) -> URXOV_W { URXOV_W { w: self } } #[doc = "Bit 10 - U Channel receive register full, can't be cleared with reg"] #[inline(always)] pub fn urx_ful(&mut self) -> URXFUL_W { URXFUL_W { w: self } } #[doc = "Bit 14 - SPDIF receiver found parity bit error"] #[inline(always)] pub fn bit_err(&mut self) -> BITERR_W { BITERR_W { w: self } } #[doc = "Bit 15 - SPDIF receiver found illegal symbol"] #[inline(always)] pub fn sym_err(&mut self) -> SYMERR_W { SYMERR_W { w: self } } #[doc = "Bit 16 - SPDIF validity flag no good"] #[inline(always)] pub fn val_no_good(&mut self) -> VALNOGOOD_W { VALNOGOOD_W { w: self } } #[doc = "Bit 17 - SPDIF receive change in value of control channel"] #[inline(always)] pub fn cnew(&mut self) -> CNEW_W { CNEW_W { w: self } } #[doc = "Bit 18 - SPDIF Tx FIFO resync"] #[inline(always)] pub fn tx_resyn(&mut self) -> TXRESYN_W { TXRESYN_W { w: self } } #[doc = "Bit 19 - SPDIF Tx FIFO under/overrun"] #[inline(always)] pub fn tx_un_ov(&mut self) -> TXUNOV_W { TXUNOV_W { w: self } } #[doc = "Bit 20 - SPDIF receiver's DPLL is locked"] #[inline(always)] pub fn lock(&mut self) -> LOCK_W { LOCK_W { w: self } } }