1
  2
  3
  4
  5
  6
  7
  8
  9
 10
 11
 12
 13
 14
 15
 16
 17
 18
 19
 20
 21
 22
 23
 24
 25
 26
 27
 28
 29
 30
 31
 32
 33
 34
 35
 36
 37
 38
 39
 40
 41
 42
 43
 44
 45
 46
 47
 48
 49
 50
 51
 52
 53
 54
 55
 56
 57
 58
 59
 60
 61
 62
 63
 64
 65
 66
 67
 68
 69
 70
 71
 72
 73
 74
 75
 76
 77
 78
 79
 80
 81
 82
 83
 84
 85
 86
 87
 88
 89
 90
 91
 92
 93
 94
 95
 96
 97
 98
 99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190

#[doc = "Reader of register REG1"]
pub type R = crate::R<u32, super::REG1>;
#[doc = "Writer for register REG1"]
pub type W = crate::W<u32, super::REG1>;
#[doc = "Register REG1 `reset()`'s with value 0x111b_a29c"]
impl crate::ResetValue for super::REG1 {
    type Type = u32;
    #[inline(always)]
    fn reset_value() -> Self::Type {
        0x111b_a29c
    }
}
#[doc = "Reader of field `REG_FBK_SEL`"]
pub type REG_FBK_SEL_R = crate::R<u8, u8>;
#[doc = "Write proxy for field `REG_FBK_SEL`"]
pub struct REG_FBK_SEL_W<'a> {
    w: &'a mut W,
}
impl<'a> REG_FBK_SEL_W<'a> {
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub unsafe fn bits(self, value: u8) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x03 << 7)) | (((value as u32) & 0x03) << 7);
        self.w
    }
}
#[doc = "Reader of field `REG_RLOAD_SW`"]
pub type REG_RLOAD_SW_R = crate::R<bool, bool>;
#[doc = "Write proxy for field `REG_RLOAD_SW`"]
pub struct REG_RLOAD_SW_W<'a> {
    w: &'a mut W,
}
impl<'a> REG_RLOAD_SW_W<'a> {
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 9)) | (((value as u32) & 0x01) << 9);
        self.w
    }
}
#[doc = "Reader of field `LP_CMP_ISRC_SEL`"]
pub type LP_CMP_ISRC_SEL_R = crate::R<u8, u8>;
#[doc = "Write proxy for field `LP_CMP_ISRC_SEL`"]
pub struct LP_CMP_ISRC_SEL_W<'a> {
    w: &'a mut W,
}
impl<'a> LP_CMP_ISRC_SEL_W<'a> {
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub unsafe fn bits(self, value: u8) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x03 << 12)) | (((value as u32) & 0x03) << 12);
        self.w
    }
}
#[doc = "Reader of field `LOOPCTRL_HST_THRESH`"]
pub type LOOPCTRL_HST_THRESH_R = crate::R<bool, bool>;
#[doc = "Write proxy for field `LOOPCTRL_HST_THRESH`"]
pub struct LOOPCTRL_HST_THRESH_W<'a> {
    w: &'a mut W,
}
impl<'a> LOOPCTRL_HST_THRESH_W<'a> {
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 21)) | (((value as u32) & 0x01) << 21);
        self.w
    }
}
#[doc = "Reader of field `LOOPCTRL_EN_HYST`"]
pub type LOOPCTRL_EN_HYST_R = crate::R<bool, bool>;
#[doc = "Write proxy for field `LOOPCTRL_EN_HYST`"]
pub struct LOOPCTRL_EN_HYST_W<'a> {
    w: &'a mut W,
}
impl<'a> LOOPCTRL_EN_HYST_W<'a> {
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 23)) | (((value as u32) & 0x01) << 23);
        self.w
    }
}
#[doc = "Reader of field `VBG_TRIM`"]
pub type VBG_TRIM_R = crate::R<u8, u8>;
#[doc = "Write proxy for field `VBG_TRIM`"]
pub struct VBG_TRIM_W<'a> {
    w: &'a mut W,
}
impl<'a> VBG_TRIM_W<'a> {
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub unsafe fn bits(self, value: u8) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x1f << 24)) | (((value as u32) & 0x1f) << 24);
        self.w
    }
}
impl R {
    #[doc = "Bits 7:8 - select the feedback point of the internal regulator"]
    #[inline(always)]
    pub fn reg_fbk_sel(&self) -> REG_FBK_SEL_R {
        REG_FBK_SEL_R::new(((self.bits >> 7) & 0x03) as u8)
    }
    #[doc = "Bit 9 - control the load resistor of the internal regulator of DCDC, the load resistor is connected as default \"1\", and need set to \"0\" to disconnect the load resistor"]
    #[inline(always)]
    pub fn reg_rload_sw(&self) -> REG_RLOAD_SW_R {
        REG_RLOAD_SW_R::new(((self.bits >> 9) & 0x01) != 0)
    }
    #[doc = "Bits 12:13 - set the current bias of low power comparator 0x0: 50 nA 0x1: 100 nA 0x2: 200 nA 0x3: 400 nA"]
    #[inline(always)]
    pub fn lp_cmp_isrc_sel(&self) -> LP_CMP_ISRC_SEL_R {
        LP_CMP_ISRC_SEL_R::new(((self.bits >> 12) & 0x03) as u8)
    }
    #[doc = "Bit 21 - increase the threshold detection for common mode analog comparator"]
    #[inline(always)]
    pub fn loopctrl_hst_thresh(&self) -> LOOPCTRL_HST_THRESH_R {
        LOOPCTRL_HST_THRESH_R::new(((self.bits >> 21) & 0x01) != 0)
    }
    #[doc = "Bit 23 - Enable hysteresis in switching converter common mode analog comparators"]
    #[inline(always)]
    pub fn loopctrl_en_hyst(&self) -> LOOPCTRL_EN_HYST_R {
        LOOPCTRL_EN_HYST_R::new(((self.bits >> 23) & 0x01) != 0)
    }
    #[doc = "Bits 24:28 - trim bandgap voltage"]
    #[inline(always)]
    pub fn vbg_trim(&self) -> VBG_TRIM_R {
        VBG_TRIM_R::new(((self.bits >> 24) & 0x1f) as u8)
    }
}
impl W {
    #[doc = "Bits 7:8 - select the feedback point of the internal regulator"]
    #[inline(always)]
    pub fn reg_fbk_sel(&mut self) -> REG_FBK_SEL_W {
        REG_FBK_SEL_W { w: self }
    }
    #[doc = "Bit 9 - control the load resistor of the internal regulator of DCDC, the load resistor is connected as default \"1\", and need set to \"0\" to disconnect the load resistor"]
    #[inline(always)]
    pub fn reg_rload_sw(&mut self) -> REG_RLOAD_SW_W {
        REG_RLOAD_SW_W { w: self }
    }
    #[doc = "Bits 12:13 - set the current bias of low power comparator 0x0: 50 nA 0x1: 100 nA 0x2: 200 nA 0x3: 400 nA"]
    #[inline(always)]
    pub fn lp_cmp_isrc_sel(&mut self) -> LP_CMP_ISRC_SEL_W {
        LP_CMP_ISRC_SEL_W { w: self }
    }
    #[doc = "Bit 21 - increase the threshold detection for common mode analog comparator"]
    #[inline(always)]
    pub fn loopctrl_hst_thresh(&mut self) -> LOOPCTRL_HST_THRESH_W {
        LOOPCTRL_HST_THRESH_W { w: self }
    }
    #[doc = "Bit 23 - Enable hysteresis in switching converter common mode analog comparators"]
    #[inline(always)]
    pub fn loopctrl_en_hyst(&mut self) -> LOOPCTRL_EN_HYST_W {
        LOOPCTRL_EN_HYST_W { w: self }
    }
    #[doc = "Bits 24:28 - trim bandgap voltage"]
    #[inline(always)]
    pub fn vbg_trim(&mut self) -> VBG_TRIM_W {
        VBG_TRIM_W { w: self }
    }
}