1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560
#[doc = "Reader of register DMA_CTRL"] pub type R = crate::R<u32, super::DMA_CTRL>; #[doc = "Writer for register DMA_CTRL"] pub type W = crate::W<u32, super::DMA_CTRL>; #[doc = "Register DMA_CTRL `reset()`'s with value 0"] impl crate::ResetValue for super::DMA_CTRL { type Type = u32; #[inline(always)] fn reset_value() -> Self::Type { 0 } } #[doc = "Reader of field `TRIG0_ENABLE`"] pub type TRIG0_ENABLE_R = crate::R<bool, bool>; #[doc = "Write proxy for field `TRIG0_ENABLE`"] pub struct TRIG0_ENABLE_W<'a> { w: &'a mut W, } impl<'a> TRIG0_ENABLE_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !0x01) | ((value as u32) & 0x01); self.w } } #[doc = "Reader of field `TRIG1_ENABLE`"] pub type TRIG1_ENABLE_R = crate::R<bool, bool>; #[doc = "Write proxy for field `TRIG1_ENABLE`"] pub struct TRIG1_ENABLE_W<'a> { w: &'a mut W, } impl<'a> TRIG1_ENABLE_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 1)) | (((value as u32) & 0x01) << 1); self.w } } #[doc = "Reader of field `TRIG2_ENABLE`"] pub type TRIG2_ENABLE_R = crate::R<bool, bool>; #[doc = "Write proxy for field `TRIG2_ENABLE`"] pub struct TRIG2_ENABLE_W<'a> { w: &'a mut W, } impl<'a> TRIG2_ENABLE_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 2)) | (((value as u32) & 0x01) << 2); self.w } } #[doc = "Reader of field `TRIG3_ENABLE`"] pub type TRIG3_ENABLE_R = crate::R<bool, bool>; #[doc = "Write proxy for field `TRIG3_ENABLE`"] pub struct TRIG3_ENABLE_W<'a> { w: &'a mut W, } impl<'a> TRIG3_ENABLE_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 3)) | (((value as u32) & 0x01) << 3); self.w } } #[doc = "Reader of field `TRIG4_ENABLE`"] pub type TRIG4_ENABLE_R = crate::R<bool, bool>; #[doc = "Write proxy for field `TRIG4_ENABLE`"] pub struct TRIG4_ENABLE_W<'a> { w: &'a mut W, } impl<'a> TRIG4_ENABLE_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 4)) | (((value as u32) & 0x01) << 4); self.w } } #[doc = "Reader of field `TRIG5_ENABLE`"] pub type TRIG5_ENABLE_R = crate::R<bool, bool>; #[doc = "Write proxy for field `TRIG5_ENABLE`"] pub struct TRIG5_ENABLE_W<'a> { w: &'a mut W, } impl<'a> TRIG5_ENABLE_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 5)) | (((value as u32) & 0x01) << 5); self.w } } #[doc = "Reader of field `TRIG6_ENABLE`"] pub type TRIG6_ENABLE_R = crate::R<bool, bool>; #[doc = "Write proxy for field `TRIG6_ENABLE`"] pub struct TRIG6_ENABLE_W<'a> { w: &'a mut W, } impl<'a> TRIG6_ENABLE_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 6)) | (((value as u32) & 0x01) << 6); self.w } } #[doc = "Reader of field `TRIG7_ENABLE`"] pub type TRIG7_ENABLE_R = crate::R<bool, bool>; #[doc = "Write proxy for field `TRIG7_ENABLE`"] pub struct TRIG7_ENABLE_W<'a> { w: &'a mut W, } impl<'a> TRIG7_ENABLE_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 7)) | (((value as u32) & 0x01) << 7); self.w } } #[doc = "Reader of field `TRIG0_REQ`"] pub type TRIG0_REQ_R = crate::R<bool, bool>; #[doc = "Write proxy for field `TRIG0_REQ`"] pub struct TRIG0_REQ_W<'a> { w: &'a mut W, } impl<'a> TRIG0_REQ_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 16)) | (((value as u32) & 0x01) << 16); self.w } } #[doc = "Reader of field `TRIG1_REQ`"] pub type TRIG1_REQ_R = crate::R<bool, bool>; #[doc = "Write proxy for field `TRIG1_REQ`"] pub struct TRIG1_REQ_W<'a> { w: &'a mut W, } impl<'a> TRIG1_REQ_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 17)) | (((value as u32) & 0x01) << 17); self.w } } #[doc = "Reader of field `TRIG2_REQ`"] pub type TRIG2_REQ_R = crate::R<bool, bool>; #[doc = "Write proxy for field `TRIG2_REQ`"] pub struct TRIG2_REQ_W<'a> { w: &'a mut W, } impl<'a> TRIG2_REQ_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 18)) | (((value as u32) & 0x01) << 18); self.w } } #[doc = "Reader of field `TRIG3_REQ`"] pub type TRIG3_REQ_R = crate::R<bool, bool>; #[doc = "Write proxy for field `TRIG3_REQ`"] pub struct TRIG3_REQ_W<'a> { w: &'a mut W, } impl<'a> TRIG3_REQ_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 19)) | (((value as u32) & 0x01) << 19); self.w } } #[doc = "Reader of field `TRIG4_REQ`"] pub type TRIG4_REQ_R = crate::R<bool, bool>; #[doc = "Write proxy for field `TRIG4_REQ`"] pub struct TRIG4_REQ_W<'a> { w: &'a mut W, } impl<'a> TRIG4_REQ_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 20)) | (((value as u32) & 0x01) << 20); self.w } } #[doc = "Reader of field `TRIG5_REQ`"] pub type TRIG5_REQ_R = crate::R<bool, bool>; #[doc = "Write proxy for field `TRIG5_REQ`"] pub struct TRIG5_REQ_W<'a> { w: &'a mut W, } impl<'a> TRIG5_REQ_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 21)) | (((value as u32) & 0x01) << 21); self.w } } #[doc = "Reader of field `TRIG6_REQ`"] pub type TRIG6_REQ_R = crate::R<bool, bool>; #[doc = "Write proxy for field `TRIG6_REQ`"] pub struct TRIG6_REQ_W<'a> { w: &'a mut W, } impl<'a> TRIG6_REQ_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 22)) | (((value as u32) & 0x01) << 22); self.w } } #[doc = "Reader of field `TRIG7_REQ`"] pub type TRIG7_REQ_R = crate::R<bool, bool>; #[doc = "Write proxy for field `TRIG7_REQ`"] pub struct TRIG7_REQ_W<'a> { w: &'a mut W, } impl<'a> TRIG7_REQ_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 23)) | (((value as u32) & 0x01) << 23); self.w } } impl R { #[doc = "Bit 0 - When TRIG0 done enable DMA request"] #[inline(always)] pub fn trig0_enable(&self) -> TRIG0_ENABLE_R { TRIG0_ENABLE_R::new((self.bits & 0x01) != 0) } #[doc = "Bit 1 - When TRIG1 done enable DMA request"] #[inline(always)] pub fn trig1_enable(&self) -> TRIG1_ENABLE_R { TRIG1_ENABLE_R::new(((self.bits >> 1) & 0x01) != 0) } #[doc = "Bit 2 - When TRIG2 done enable DMA request"] #[inline(always)] pub fn trig2_enable(&self) -> TRIG2_ENABLE_R { TRIG2_ENABLE_R::new(((self.bits >> 2) & 0x01) != 0) } #[doc = "Bit 3 - When TRIG3 done enable DMA request"] #[inline(always)] pub fn trig3_enable(&self) -> TRIG3_ENABLE_R { TRIG3_ENABLE_R::new(((self.bits >> 3) & 0x01) != 0) } #[doc = "Bit 4 - When TRIG4 done enable DMA request"] #[inline(always)] pub fn trig4_enable(&self) -> TRIG4_ENABLE_R { TRIG4_ENABLE_R::new(((self.bits >> 4) & 0x01) != 0) } #[doc = "Bit 5 - When TRIG5 done enable DMA request"] #[inline(always)] pub fn trig5_enable(&self) -> TRIG5_ENABLE_R { TRIG5_ENABLE_R::new(((self.bits >> 5) & 0x01) != 0) } #[doc = "Bit 6 - When TRIG6 done enable DMA request"] #[inline(always)] pub fn trig6_enable(&self) -> TRIG6_ENABLE_R { TRIG6_ENABLE_R::new(((self.bits >> 6) & 0x01) != 0) } #[doc = "Bit 7 - When TRIG7 done enable DMA request"] #[inline(always)] pub fn trig7_enable(&self) -> TRIG7_ENABLE_R { TRIG7_ENABLE_R::new(((self.bits >> 7) & 0x01) != 0) } #[doc = "Bit 16 - When TRIG0 done DMA request detection"] #[inline(always)] pub fn trig0_req(&self) -> TRIG0_REQ_R { TRIG0_REQ_R::new(((self.bits >> 16) & 0x01) != 0) } #[doc = "Bit 17 - When TRIG1 done DMA request detection"] #[inline(always)] pub fn trig1_req(&self) -> TRIG1_REQ_R { TRIG1_REQ_R::new(((self.bits >> 17) & 0x01) != 0) } #[doc = "Bit 18 - When TRIG2 done DMA request detection"] #[inline(always)] pub fn trig2_req(&self) -> TRIG2_REQ_R { TRIG2_REQ_R::new(((self.bits >> 18) & 0x01) != 0) } #[doc = "Bit 19 - When TRIG3 done DMA request detection"] #[inline(always)] pub fn trig3_req(&self) -> TRIG3_REQ_R { TRIG3_REQ_R::new(((self.bits >> 19) & 0x01) != 0) } #[doc = "Bit 20 - When TRIG4 done DMA request detection"] #[inline(always)] pub fn trig4_req(&self) -> TRIG4_REQ_R { TRIG4_REQ_R::new(((self.bits >> 20) & 0x01) != 0) } #[doc = "Bit 21 - When TRIG5 done DMA request detection"] #[inline(always)] pub fn trig5_req(&self) -> TRIG5_REQ_R { TRIG5_REQ_R::new(((self.bits >> 21) & 0x01) != 0) } #[doc = "Bit 22 - When TRIG6 done DMA request detection"] #[inline(always)] pub fn trig6_req(&self) -> TRIG6_REQ_R { TRIG6_REQ_R::new(((self.bits >> 22) & 0x01) != 0) } #[doc = "Bit 23 - When TRIG7 done DMA request detection"] #[inline(always)] pub fn trig7_req(&self) -> TRIG7_REQ_R { TRIG7_REQ_R::new(((self.bits >> 23) & 0x01) != 0) } } impl W { #[doc = "Bit 0 - When TRIG0 done enable DMA request"] #[inline(always)] pub fn trig0_enable(&mut self) -> TRIG0_ENABLE_W { TRIG0_ENABLE_W { w: self } } #[doc = "Bit 1 - When TRIG1 done enable DMA request"] #[inline(always)] pub fn trig1_enable(&mut self) -> TRIG1_ENABLE_W { TRIG1_ENABLE_W { w: self } } #[doc = "Bit 2 - When TRIG2 done enable DMA request"] #[inline(always)] pub fn trig2_enable(&mut self) -> TRIG2_ENABLE_W { TRIG2_ENABLE_W { w: self } } #[doc = "Bit 3 - When TRIG3 done enable DMA request"] #[inline(always)] pub fn trig3_enable(&mut self) -> TRIG3_ENABLE_W { TRIG3_ENABLE_W { w: self } } #[doc = "Bit 4 - When TRIG4 done enable DMA request"] #[inline(always)] pub fn trig4_enable(&mut self) -> TRIG4_ENABLE_W { TRIG4_ENABLE_W { w: self } } #[doc = "Bit 5 - When TRIG5 done enable DMA request"] #[inline(always)] pub fn trig5_enable(&mut self) -> TRIG5_ENABLE_W { TRIG5_ENABLE_W { w: self } } #[doc = "Bit 6 - When TRIG6 done enable DMA request"] #[inline(always)] pub fn trig6_enable(&mut self) -> TRIG6_ENABLE_W { TRIG6_ENABLE_W { w: self } } #[doc = "Bit 7 - When TRIG7 done enable DMA request"] #[inline(always)] pub fn trig7_enable(&mut self) -> TRIG7_ENABLE_W { TRIG7_ENABLE_W { w: self } } #[doc = "Bit 16 - When TRIG0 done DMA request detection"] #[inline(always)] pub fn trig0_req(&mut self) -> TRIG0_REQ_W { TRIG0_REQ_W { w: self } } #[doc = "Bit 17 - When TRIG1 done DMA request detection"] #[inline(always)] pub fn trig1_req(&mut self) -> TRIG1_REQ_W { TRIG1_REQ_W { w: self } } #[doc = "Bit 18 - When TRIG2 done DMA request detection"] #[inline(always)] pub fn trig2_req(&mut self) -> TRIG2_REQ_W { TRIG2_REQ_W { w: self } } #[doc = "Bit 19 - When TRIG3 done DMA request detection"] #[inline(always)] pub fn trig3_req(&mut self) -> TRIG3_REQ_W { TRIG3_REQ_W { w: self } } #[doc = "Bit 20 - When TRIG4 done DMA request detection"] #[inline(always)] pub fn trig4_req(&mut self) -> TRIG4_REQ_W { TRIG4_REQ_W { w: self } } #[doc = "Bit 21 - When TRIG5 done DMA request detection"] #[inline(always)] pub fn trig5_req(&mut self) -> TRIG5_REQ_W { TRIG5_REQ_W { w: self } } #[doc = "Bit 22 - When TRIG6 done DMA request detection"] #[inline(always)] pub fn trig6_req(&mut self) -> TRIG6_REQ_W { TRIG6_REQ_W { w: self } } #[doc = "Bit 23 - When TRIG7 done DMA request detection"] #[inline(always)] pub fn trig7_req(&mut self) -> TRIG7_REQ_W { TRIG7_REQ_W { w: self } } }