Constant imxrt_ral::flexspi::AHBCR::CACHABLEEN::RW::CACHABLEEN_1

pub const CACHABLEEN_1: u32 = 0x01;

Enabled. When there is AHB bus cachable read access, FlexSPI will check whether it hit AHB TX Buffer first.