Constant imxrt_ral::dmamux::CHCFG::TRIG::RW::TRIG_1

source · 
pub const TRIG_1: u32 = 0x01;
Expand description

Triggering is enabled. If triggering is enabled and ENBL is set, the DMA_CH_MUX is in Periodic Trigger mode.