Constant imxrt_ral::can::ESR1::BIT0ERR::RW::BIT0ERR_1

source · 
pub const BIT0ERR_1: u32 = 0x01;
Expand description

At least one bit sent as dominant is received as recessive