imxrt_ral::imxrt105::peripherals::pwm::SMFRCTRL0::TEST
pub const mask: u16 = 1 << offset; // 32_768u16
Mask (1 bit: 1 << 15)