1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
#[doc = "Register `SR` reader"]
pub type R = crate::R<SrSpec>;
#[doc = "Register `SR` writer"]
pub type W = crate::W<SrSpec>;
#[doc = "Field `TXBE` reader - TXBE"]
pub type TxbeR = crate::BitReader;
#[doc = "Field `TXBE` writer - TXBE"]
pub type TxbeW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TXE` reader - TXE"]
pub type TxeR = crate::BitReader;
#[doc = "Field `TXE` writer - TXE"]
pub type TxeW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RXBNE` reader - RXBNE"]
pub type RxbneR = crate::BitReader;
#[doc = "Field `RXBNE` writer - RXBNE"]
pub type RxbneW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `WC` reader - WC"]
pub type WcR = crate::BitReader;
#[doc = "Field `WC` writer - WC"]
pub type WcW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RO` reader - RO"]
pub type RoR = crate::BitReader;
#[doc = "Field `RO` writer - RO"]
pub type RoW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MF` reader - MF"]
pub type MfR = crate::BitReader;
#[doc = "Field `MF` writer - MF"]
pub type MfW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `SA` reader - SA"]
pub type SaR = crate::BitReader;
#[doc = "Field `SA` writer - SA"]
pub type SaW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TO` reader - TO"]
pub type ToR = crate::BitReader;
#[doc = "Field `TO` writer - TO"]
pub type ToW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `BUSY` reader - BUSY"]
pub type BusyR = crate::BitReader;
#[doc = "Field `BUSY` writer - BUSY"]
pub type BusyW<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 0 - TXBE"]
    #[inline(always)]
    pub fn txbe(&self) -> TxbeR {
        TxbeR::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - TXE"]
    #[inline(always)]
    pub fn txe(&self) -> TxeR {
        TxeR::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - RXBNE"]
    #[inline(always)]
    pub fn rxbne(&self) -> RxbneR {
        RxbneR::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - WC"]
    #[inline(always)]
    pub fn wc(&self) -> WcR {
        WcR::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - RO"]
    #[inline(always)]
    pub fn ro(&self) -> RoR {
        RoR::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - MF"]
    #[inline(always)]
    pub fn mf(&self) -> MfR {
        MfR::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - SA"]
    #[inline(always)]
    pub fn sa(&self) -> SaR {
        SaR::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - TO"]
    #[inline(always)]
    pub fn to(&self) -> ToR {
        ToR::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8 - BUSY"]
    #[inline(always)]
    pub fn busy(&self) -> BusyR {
        BusyR::new(((self.bits >> 8) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - TXBE"]
    #[inline(always)]
    #[must_use]
    pub fn txbe(&mut self) -> TxbeW<SrSpec> {
        TxbeW::new(self, 0)
    }
    #[doc = "Bit 1 - TXE"]
    #[inline(always)]
    #[must_use]
    pub fn txe(&mut self) -> TxeW<SrSpec> {
        TxeW::new(self, 1)
    }
    #[doc = "Bit 2 - RXBNE"]
    #[inline(always)]
    #[must_use]
    pub fn rxbne(&mut self) -> RxbneW<SrSpec> {
        RxbneW::new(self, 2)
    }
    #[doc = "Bit 3 - WC"]
    #[inline(always)]
    #[must_use]
    pub fn wc(&mut self) -> WcW<SrSpec> {
        WcW::new(self, 3)
    }
    #[doc = "Bit 4 - RO"]
    #[inline(always)]
    #[must_use]
    pub fn ro(&mut self) -> RoW<SrSpec> {
        RoW::new(self, 4)
    }
    #[doc = "Bit 5 - MF"]
    #[inline(always)]
    #[must_use]
    pub fn mf(&mut self) -> MfW<SrSpec> {
        MfW::new(self, 5)
    }
    #[doc = "Bit 6 - SA"]
    #[inline(always)]
    #[must_use]
    pub fn sa(&mut self) -> SaW<SrSpec> {
        SaW::new(self, 6)
    }
    #[doc = "Bit 7 - TO"]
    #[inline(always)]
    #[must_use]
    pub fn to(&mut self) -> ToW<SrSpec> {
        ToW::new(self, 7)
    }
    #[doc = "Bit 8 - BUSY"]
    #[inline(always)]
    #[must_use]
    pub fn busy(&mut self) -> BusyW<SrSpec> {
        BusyW::new(self, 8)
    }
}
#[doc = "SR\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`sr::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`sr::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct SrSpec;
impl crate::RegisterSpec for SrSpec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`sr::R`](R) reader structure"]
impl crate::Readable for SrSpec {}
#[doc = "`write(|w| ..)` method takes [`sr::W`](W) writer structure"]
impl crate::Writable for SrSpec {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets SR to value 0"]
impl crate::Resettable for SrSpec {
    const RESET_VALUE: u32 = 0;
}