1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
#[doc = "Register `MCTM_CH1OCFR` reader"]
pub struct R(crate::R<MCTM_CH1OCFR_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<MCTM_CH1OCFR_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<MCTM_CH1OCFR_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<MCTM_CH1OCFR_SPEC>) -> Self {
        R(reader)
    }
}
#[doc = "Register `MCTM_CH1OCFR` writer"]
pub struct W(crate::W<MCTM_CH1OCFR_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<MCTM_CH1OCFR_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<MCTM_CH1OCFR_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<MCTM_CH1OCFR_SPEC>) -> Self {
        W(writer)
    }
}
#[doc = "Field `CH1OM` reader - CH1OM"]
pub type CH1OM_R = crate::FieldReader;
#[doc = "Field `CH1OM` writer - CH1OM"]
pub type CH1OM_W<'a, const O: u8> = crate::FieldWriter<'a, MCTM_CH1OCFR_SPEC, 3, O>;
#[doc = "Field `REF1CE` reader - REF1CE"]
pub type REF1CE_R = crate::BitReader;
#[doc = "Field `REF1CE` writer - REF1CE"]
pub type REF1CE_W<'a, const O: u8> = crate::BitWriter<'a, MCTM_CH1OCFR_SPEC, O>;
#[doc = "Field `CH1PRE` reader - CH1PRE"]
pub type CH1PRE_R = crate::BitReader;
#[doc = "Field `CH1PRE` writer - CH1PRE"]
pub type CH1PRE_W<'a, const O: u8> = crate::BitWriter<'a, MCTM_CH1OCFR_SPEC, O>;
#[doc = "Field `CH1IMAE` reader - CH1IMAE"]
pub type CH1IMAE_R = crate::BitReader;
#[doc = "Field `CH1IMAE` writer - CH1IMAE"]
pub type CH1IMAE_W<'a, const O: u8> = crate::BitWriter<'a, MCTM_CH1OCFR_SPEC, O>;
#[doc = "Field `CH1OM3` reader - CH1OM3"]
pub type CH1OM3_R = crate::BitReader;
#[doc = "Field `CH1OM3` writer - CH1OM3"]
pub type CH1OM3_W<'a, const O: u8> = crate::BitWriter<'a, MCTM_CH1OCFR_SPEC, O>;
impl R {
    #[doc = "Bits 0:2 - CH1OM"]
    #[inline(always)]
    pub fn ch1om(&self) -> CH1OM_R {
        CH1OM_R::new((self.bits & 7) as u8)
    }
    #[doc = "Bit 3 - REF1CE"]
    #[inline(always)]
    pub fn ref1ce(&self) -> REF1CE_R {
        REF1CE_R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - CH1PRE"]
    #[inline(always)]
    pub fn ch1pre(&self) -> CH1PRE_R {
        CH1PRE_R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - CH1IMAE"]
    #[inline(always)]
    pub fn ch1imae(&self) -> CH1IMAE_R {
        CH1IMAE_R::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 8 - CH1OM3"]
    #[inline(always)]
    pub fn ch1om3(&self) -> CH1OM3_R {
        CH1OM3_R::new(((self.bits >> 8) & 1) != 0)
    }
}
impl W {
    #[doc = "Bits 0:2 - CH1OM"]
    #[inline(always)]
    #[must_use]
    pub fn ch1om(&mut self) -> CH1OM_W<0> {
        CH1OM_W::new(self)
    }
    #[doc = "Bit 3 - REF1CE"]
    #[inline(always)]
    #[must_use]
    pub fn ref1ce(&mut self) -> REF1CE_W<3> {
        REF1CE_W::new(self)
    }
    #[doc = "Bit 4 - CH1PRE"]
    #[inline(always)]
    #[must_use]
    pub fn ch1pre(&mut self) -> CH1PRE_W<4> {
        CH1PRE_W::new(self)
    }
    #[doc = "Bit 5 - CH1IMAE"]
    #[inline(always)]
    #[must_use]
    pub fn ch1imae(&mut self) -> CH1IMAE_W<5> {
        CH1IMAE_W::new(self)
    }
    #[doc = "Bit 8 - CH1OM3"]
    #[inline(always)]
    #[must_use]
    pub fn ch1om3(&mut self) -> CH1OM3_W<8> {
        CH1OM3_W::new(self)
    }
    #[doc = "Writes raw bits to the register."]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
#[doc = "MCTM_CH1OCFR\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [mctm_ch1ocfr](index.html) module"]
pub struct MCTM_CH1OCFR_SPEC;
impl crate::RegisterSpec for MCTM_CH1OCFR_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [mctm_ch1ocfr::R](R) reader structure"]
impl crate::Readable for MCTM_CH1OCFR_SPEC {
    type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [mctm_ch1ocfr::W](W) writer structure"]
impl crate::Writable for MCTM_CH1OCFR_SPEC {
    type Writer = W;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
#[doc = "`reset()` method sets MCTM_CH1OCFR to value 0"]
impl crate::Resettable for MCTM_CH1OCFR_SPEC {
    const RESET_VALUE: Self::Ux = 0;
}