Module gd32vf103_pac::rcu::cfg0

source ·
Expand description

Clock configuration register 0 (RCU_CFG0)

Structs

  • Clock configuration register 0 (RCU_CFG0)
  • Register CFG0 reader
  • Register CFG0 writer

Type Definitions

  • Field ADCPSC_1_0 reader - ADC clock prescaler selection
  • Field ADCPSC_1_0 writer - ADC clock prescaler selection
  • Field ADCPSC_2 reader - Bit 2 of ADCPSC
  • Field ADCPSC_2 writer - Bit 2 of ADCPSC
  • Field AHBPSC reader - AHB prescaler selection
  • Field AHBPSC writer - AHB prescaler selection
  • Field APB1PSC reader - APB1 prescaler selection
  • Field APB1PSC writer - APB1 prescaler selection
  • Field APB2PSC reader - APB2 prescaler selection
  • Field APB2PSC writer - APB2 prescaler selection
  • Field CKOUT0SEL reader - CKOUT0 Clock Source Selection
  • Field CKOUT0SEL writer - CKOUT0 Clock Source Selection
  • Field PLLMF_3_0 reader - The PLL clock multiplication factor
  • Field PLLMF_3_0 writer - The PLL clock multiplication factor
  • Field PLLMF_4 reader - Bit 4 of PLLMF
  • Field PLLMF_4 writer - Bit 4 of PLLMF
  • Field PLLSEL reader - PLL Clock Source Selection
  • Field PLLSEL writer - PLL Clock Source Selection
  • Field PREDV0_LSB reader - The LSB of PREDV0 division factor
  • Field PREDV0_LSB writer - The LSB of PREDV0 division factor
  • Field SCSS reader - System clock switch status
  • Field SCS reader - System clock switch
  • Field SCS writer - System clock switch
  • Field USBFSPSC reader - USBFS clock prescaler selection
  • Field USBFSPSC writer - USBFS clock prescaler selection