1
  2
  3
  4
  5
  6
  7
  8
  9
 10
 11
 12
 13
 14
 15
 16
 17
 18
 19
 20
 21
 22
 23
 24
 25
 26
 27
 28
 29
 30
 31
 32
 33
 34
 35
 36
 37
 38
 39
 40
 41
 42
 43
 44
 45
 46
 47
 48
 49
 50
 51
 52
 53
 54
 55
 56
 57
 58
 59
 60
 61
 62
 63
 64
 65
 66
 67
 68
 69
 70
 71
 72
 73
 74
 75
 76
 77
 78
 79
 80
 81
 82
 83
 84
 85
 86
 87
 88
 89
 90
 91
 92
 93
 94
 95
 96
 97
 98
 99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174

#[doc = r" Register block"]
#[repr(C)]
pub struct RegisterBlock {
    #[doc = "0x00 - control register 0"]
    pub ctl0: CTL0,
    _reserved0: [u8; 2usize],
    #[doc = "0x04 - control register 1"]
    pub ctl1: CTL1,
    _reserved1: [u8; 2usize],
    #[doc = "0x08 - slave mode control register"]
    pub smcfg: SMCFG,
    _reserved2: [u8; 2usize],
    #[doc = "0x0c - DMA/Interrupt enable register"]
    pub dmainten: DMAINTEN,
    _reserved3: [u8; 2usize],
    #[doc = "0x10 - interrupt flag register"]
    pub intf: INTF,
    _reserved4: [u8; 2usize],
    #[doc = "0x14 - event generation register"]
    pub swevg: SWEVG,
    _reserved5: [u8; 2usize],
    #[doc = "0x18 - Channel control register 0 (output mode)"]
    pub chctl0_output: CHCTL0_OUTPUT,
    _reserved6: [u8; 2usize],
    #[doc = "0x1c - Channel control register 1 (output mode)"]
    pub chctl1_output: CHCTL1_OUTPUT,
    _reserved7: [u8; 2usize],
    #[doc = "0x20 - Channel control register 2"]
    pub chctl2: CHCTL2,
    _reserved8: [u8; 2usize],
    #[doc = "0x24 - Counter register"]
    pub cnt: CNT,
    _reserved9: [u8; 2usize],
    #[doc = "0x28 - Prescaler register"]
    pub psc: PSC,
    _reserved10: [u8; 2usize],
    #[doc = "0x2c - Counter auto reload register"]
    pub car: CAR,
    _reserved11: [u8; 6usize],
    #[doc = "0x34 - Channel 0 capture/compare value register"]
    pub ch0cv: CH0CV,
    #[doc = "0x38 - Channel 1 capture/compare value register"]
    pub ch1cv: CH1CV,
    #[doc = "0x3c - Channel 2 capture/compare value register"]
    pub ch2cv: CH2CV,
    #[doc = "0x40 - Channel 3 capture/compare value register"]
    pub ch3cv: CH3CV,
    _reserved12: [u8; 4usize],
    #[doc = "0x48 - DMA configuration register"]
    pub dmacfg: DMACFG,
    _reserved13: [u8; 2usize],
    #[doc = "0x4c - DMA transfer buffer register"]
    pub dmatb: DMATB,
}
#[doc = "control register 0"]
pub struct CTL0 {
    register: ::vcell::VolatileCell<u16>,
}
#[doc = "control register 0"]
pub mod ctl0;
#[doc = "control register 1"]
pub struct CTL1 {
    register: ::vcell::VolatileCell<u16>,
}
#[doc = "control register 1"]
pub mod ctl1;
#[doc = "slave mode control register"]
pub struct SMCFG {
    register: ::vcell::VolatileCell<u16>,
}
#[doc = "slave mode control register"]
pub mod smcfg;
#[doc = "DMA/Interrupt enable register"]
pub struct DMAINTEN {
    register: ::vcell::VolatileCell<u16>,
}
#[doc = "DMA/Interrupt enable register"]
pub mod dmainten;
#[doc = "interrupt flag register"]
pub struct INTF {
    register: ::vcell::VolatileCell<u16>,
}
#[doc = "interrupt flag register"]
pub mod intf;
#[doc = "event generation register"]
pub struct SWEVG {
    register: ::vcell::VolatileCell<u16>,
}
#[doc = "event generation register"]
pub mod swevg;
#[doc = "Channel control register 0 (output mode)"]
pub struct CHCTL0_OUTPUT {
    register: ::vcell::VolatileCell<u16>,
}
#[doc = "Channel control register 0 (output mode)"]
pub mod chctl0_output;
#[doc = "Channel control register 0 (input mode)"]
pub struct CHCTL0_INPUT {
    register: ::vcell::VolatileCell<u16>,
}
#[doc = "Channel control register 0 (input mode)"]
pub mod chctl0_input;
#[doc = "Channel control register 1 (output mode)"]
pub struct CHCTL1_OUTPUT {
    register: ::vcell::VolatileCell<u16>,
}
#[doc = "Channel control register 1 (output mode)"]
pub mod chctl1_output;
#[doc = "Channel control register 1 (input mode)"]
pub struct CHCTL1_INPUT {
    register: ::vcell::VolatileCell<u16>,
}
#[doc = "Channel control register 1 (input mode)"]
pub mod chctl1_input;
#[doc = "Channel control register 2"]
pub struct CHCTL2 {
    register: ::vcell::VolatileCell<u16>,
}
#[doc = "Channel control register 2"]
pub mod chctl2;
#[doc = "Counter register"]
pub struct CNT {
    register: ::vcell::VolatileCell<u16>,
}
#[doc = "Counter register"]
pub mod cnt;
#[doc = "Prescaler register"]
pub struct PSC {
    register: ::vcell::VolatileCell<u16>,
}
#[doc = "Prescaler register"]
pub mod psc;
#[doc = "Counter auto reload register"]
pub struct CAR {
    register: ::vcell::VolatileCell<u16>,
}
#[doc = "Counter auto reload register"]
pub mod car;
#[doc = "Channel 0 capture/compare value register"]
pub struct CH0CV {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Channel 0 capture/compare value register"]
pub mod ch0cv;
#[doc = "Channel 1 capture/compare value register"]
pub struct CH1CV {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Channel 1 capture/compare value register"]
pub mod ch1cv;
#[doc = "Channel 2 capture/compare value register"]
pub struct CH2CV {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Channel 2 capture/compare value register"]
pub mod ch2cv;
#[doc = "Channel 3 capture/compare value register"]
pub struct CH3CV {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Channel 3 capture/compare value register"]
pub mod ch3cv;
#[doc = "DMA configuration register"]
pub struct DMACFG {
    register: ::vcell::VolatileCell<u16>,
}
#[doc = "DMA configuration register"]
pub mod dmacfg;
#[doc = "DMA transfer buffer register"]
pub struct DMATB {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "DMA transfer buffer register"]
pub mod dmatb;