gd32f1x0-hal-0.2.0
- gd32f1x0-hal 0.2.0
- Docs.rs crate page
- MIT OR Apache-2.0
- Links
- Documentation
- Repository
- crates.io
- Source
- Owners
- qwandor
- Dependencies
- bxcan ^0.5.0 normal
  cast ^0.2.5 normal
  cortex-m ^0.7.2 normal
  cortex-m-rt ^0.6.13 normal
  embedded-dma ^0.1.2 normal
  embedded-hal ^0.2.5 normal
  gd32f1 ^0.2.1 normal
  nb ^1.0.0 normal
  void ^1.0.2 normal
  byteorder ^1.4.3 dev
  cobs ^0.1.4 dev
  cortex-m-rtic ^0.6.0-alpha.2 dev
  cortex-m-semihosting ^0.3.7 dev
  crc16 ^0.4.0 dev
  either ^1.6.1 dev
  heapless ^0.7.0 dev
  m ^0.1.1 dev
  mfrc522 ^0.2.0 dev
  panic-halt ^0.2.0 dev
  panic-itm ^0.4.2 dev
  panic-semihosting ^0.5.6 dev
  serde ^1.0.125 dev
  serde_derive ^1.0.125 dev
- Versions
- 70.87% of the crate is documented
Go to latest version
Platform
Feature flags

Rust

☰

Type Definition ADCEN_A

gd32f1x0_hal::pac::rcu::apb2en

Type Definition gd32f1x0_hal::pac::rcu::apb2en::ADCEN_A[−][src]

type ADCEN_A = CFGCMPEN_A;

Expand description

ADC interface clock enable