1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55

#[doc = "Register `DACC_L12DH` reader"]
pub type R = crate::R<DaccL12dhSpec>;
#[doc = "Register `DACC_L12DH` writer"]
pub type W = crate::W<DaccL12dhSpec>;
#[doc = "Field `DAC0_DH` reader - DAC0 12-bit left-aligned data"]
pub type Dac0DhR = crate::FieldReader<u16>;
#[doc = "Field `DAC0_DH` writer - DAC0 12-bit left-aligned data"]
pub type Dac0DhW<'a, REG> = crate::FieldWriterSafe<'a, REG, 12, u16>;
#[doc = "Field `DAC1_DH` reader - DAC1 12-bit left-aligned data"]
pub type Dac1DhR = crate::FieldReader<u16>;
#[doc = "Field `DAC1_DH` writer - DAC1 12-bit left-aligned data"]
pub type Dac1DhW<'a, REG> = crate::FieldWriterSafe<'a, REG, 12, u16>;
impl R {
    #[doc = "Bits 4:15 - DAC0 12-bit left-aligned data"]
    #[inline(always)]
    pub fn dac0_dh(&self) -> Dac0DhR {
        Dac0DhR::new(((self.bits >> 4) & 0x0fff) as u16)
    }
    #[doc = "Bits 20:31 - DAC1 12-bit left-aligned data"]
    #[inline(always)]
    pub fn dac1_dh(&self) -> Dac1DhR {
        Dac1DhR::new(((self.bits >> 20) & 0x0fff) as u16)
    }
}
impl W {
    #[doc = "Bits 4:15 - DAC0 12-bit left-aligned data"]
    #[inline(always)]
    #[must_use]
    pub fn dac0_dh(&mut self) -> Dac0DhW<DaccL12dhSpec> {
        Dac0DhW::new(self, 4)
    }
    #[doc = "Bits 20:31 - DAC1 12-bit left-aligned data"]
    #[inline(always)]
    #[must_use]
    pub fn dac1_dh(&mut self) -> Dac1DhW<DaccL12dhSpec> {
        Dac1DhW::new(self, 20)
    }
}
#[doc = "DAC concurrent mode 12-bit left aligned data holding register\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`dacc_l12dh::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`dacc_l12dh::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct DaccL12dhSpec;
impl crate::RegisterSpec for DaccL12dhSpec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`dacc_l12dh::R`](R) reader structure"]
impl crate::Readable for DaccL12dhSpec {}
#[doc = "`write(|w| ..)` method takes [`dacc_l12dh::W`](W) writer structure"]
impl crate::Writable for DaccL12dhSpec {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets DACC_L12DH to value 0"]
impl crate::Resettable for DaccL12dhSpec {
    const RESET_VALUE: u32 = 0;
}