1
  2
  3
  4
  5
  6
  7
  8
  9
 10
 11
 12
 13
 14
 15
 16
 17
 18
 19
 20
 21
 22
 23
 24
 25
 26
 27
 28
 29
 30
 31
 32
 33
 34
 35
 36
 37
 38
 39
 40
 41
 42
 43
 44
 45
 46
 47
 48
 49
 50
 51
 52
 53
 54
 55
 56
 57
 58
 59
 60
 61
 62
 63
 64
 65
 66
 67
 68
 69
 70
 71
 72
 73
 74
 75
 76
 77
 78
 79
 80
 81
 82
 83
 84
 85
 86
 87
 88
 89
 90
 91
 92
 93
 94
 95
 96
 97
 98
 99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267

#[doc = r"Register block"]
#[repr(C)]
pub struct RegisterBlock {
    #[doc = "0x00 - Control register 0"]
    pub ctl0: CTL0,
    #[doc = "0x04 - Clock configuration register 0 (RCU_CFG0)"]
    pub cfg0: CFG0,
    #[doc = "0x08 - Clock interrupt register (RCU_INT)"]
    pub int: INT,
    #[doc = "0x0c - APB2 reset register (RCU_APB2RST)"]
    pub apb2rst: APB2RST,
    #[doc = "0x10 - APB1 reset register (RCU_APB1RST)"]
    pub apb1rst: APB1RST,
    #[doc = "0x14 - AHB enable register (RCU_AHBEN)"]
    pub ahben: AHBEN,
    #[doc = "0x18 - APB2 enable register (RCU_APB2EN)"]
    pub apb2en: APB2EN,
    #[doc = "0x1c - APB1 enable register (RCU_APB1EN)"]
    pub apb1en: APB1EN,
    #[doc = "0x20 - Backup domain control register (RCU_BDCTL)"]
    pub bdctl: BDCTL,
    #[doc = "0x24 - Reset source /clock register (RCU_RSTSCK)"]
    pub rstsck: RSTSCK,
    #[doc = "0x28 - AHB reset register"]
    pub ahbrst: AHBRST,
    #[doc = "0x2c - Configuration register 1"]
    pub cfg1: CFG1,
    #[doc = "0x30 - Configuration register 2"]
    pub cfg2: CFG2,
    #[doc = "0x34 - Control register 1"]
    pub ctl1: CTL1,
    _reserved14: [u8; 72usize],
    #[doc = "0x80 - Configuration register 4"]
    pub cfg3: CFG3,
    _reserved15: [u8; 116usize],
    #[doc = "0xf8 - Additional enable register"]
    pub adden: ADDEN,
    #[doc = "0xfc - Additional reset register"]
    pub addrst: ADDRST,
    #[doc = "0x100 - Voltage key register"]
    pub vkey: VKEY,
    _reserved18: [u8; 48usize],
    #[doc = "0x134 - Deep-sleep mode voltage register"]
    pub dsv: DSV,
    #[doc = "0x138 - Power down voltage select register"]
    pub pdvsel: PDVSEL,
}
#[doc = "Control register 0\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [ctl0](ctl0) module"]
pub type CTL0 = crate::Reg<u32, _CTL0>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _CTL0;
#[doc = "`read()` method returns [ctl0::R](ctl0::R) reader structure"]
impl crate::Readable for CTL0 {}
#[doc = "`write(|w| ..)` method takes [ctl0::W](ctl0::W) writer structure"]
impl crate::Writable for CTL0 {}
#[doc = "Control register 0"]
pub mod ctl0;
#[doc = "Clock configuration register 0 (RCU_CFG0)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [cfg0](cfg0) module"]
pub type CFG0 = crate::Reg<u32, _CFG0>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _CFG0;
#[doc = "`read()` method returns [cfg0::R](cfg0::R) reader structure"]
impl crate::Readable for CFG0 {}
#[doc = "`write(|w| ..)` method takes [cfg0::W](cfg0::W) writer structure"]
impl crate::Writable for CFG0 {}
#[doc = "Clock configuration register 0 (RCU_CFG0)"]
pub mod cfg0;
#[doc = "Clock interrupt register (RCU_INT)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [int](int) module"]
pub type INT = crate::Reg<u32, _INT>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _INT;
#[doc = "`read()` method returns [int::R](int::R) reader structure"]
impl crate::Readable for INT {}
#[doc = "`write(|w| ..)` method takes [int::W](int::W) writer structure"]
impl crate::Writable for INT {}
#[doc = "Clock interrupt register (RCU_INT)"]
pub mod int;
#[doc = "APB2 reset register (RCU_APB2RST)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [apb2rst](apb2rst) module"]
pub type APB2RST = crate::Reg<u32, _APB2RST>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _APB2RST;
#[doc = "`read()` method returns [apb2rst::R](apb2rst::R) reader structure"]
impl crate::Readable for APB2RST {}
#[doc = "`write(|w| ..)` method takes [apb2rst::W](apb2rst::W) writer structure"]
impl crate::Writable for APB2RST {}
#[doc = "APB2 reset register (RCU_APB2RST)"]
pub mod apb2rst;
#[doc = "APB1 reset register (RCU_APB1RST)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [apb1rst](apb1rst) module"]
pub type APB1RST = crate::Reg<u32, _APB1RST>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _APB1RST;
#[doc = "`read()` method returns [apb1rst::R](apb1rst::R) reader structure"]
impl crate::Readable for APB1RST {}
#[doc = "`write(|w| ..)` method takes [apb1rst::W](apb1rst::W) writer structure"]
impl crate::Writable for APB1RST {}
#[doc = "APB1 reset register (RCU_APB1RST)"]
pub mod apb1rst;
#[doc = "AHB enable register (RCU_AHBEN)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [ahben](ahben) module"]
pub type AHBEN = crate::Reg<u32, _AHBEN>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _AHBEN;
#[doc = "`read()` method returns [ahben::R](ahben::R) reader structure"]
impl crate::Readable for AHBEN {}
#[doc = "`write(|w| ..)` method takes [ahben::W](ahben::W) writer structure"]
impl crate::Writable for AHBEN {}
#[doc = "AHB enable register (RCU_AHBEN)"]
pub mod ahben;
#[doc = "APB2 enable register (RCU_APB2EN)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [apb2en](apb2en) module"]
pub type APB2EN = crate::Reg<u32, _APB2EN>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _APB2EN;
#[doc = "`read()` method returns [apb2en::R](apb2en::R) reader structure"]
impl crate::Readable for APB2EN {}
#[doc = "`write(|w| ..)` method takes [apb2en::W](apb2en::W) writer structure"]
impl crate::Writable for APB2EN {}
#[doc = "APB2 enable register (RCU_APB2EN)"]
pub mod apb2en;
#[doc = "APB1 enable register (RCU_APB1EN)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [apb1en](apb1en) module"]
pub type APB1EN = crate::Reg<u32, _APB1EN>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _APB1EN;
#[doc = "`read()` method returns [apb1en::R](apb1en::R) reader structure"]
impl crate::Readable for APB1EN {}
#[doc = "`write(|w| ..)` method takes [apb1en::W](apb1en::W) writer structure"]
impl crate::Writable for APB1EN {}
#[doc = "APB1 enable register (RCU_APB1EN)"]
pub mod apb1en;
#[doc = "Backup domain control register (RCU_BDCTL)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [bdctl](bdctl) module"]
pub type BDCTL = crate::Reg<u32, _BDCTL>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _BDCTL;
#[doc = "`read()` method returns [bdctl::R](bdctl::R) reader structure"]
impl crate::Readable for BDCTL {}
#[doc = "`write(|w| ..)` method takes [bdctl::W](bdctl::W) writer structure"]
impl crate::Writable for BDCTL {}
#[doc = "Backup domain control register (RCU_BDCTL)"]
pub mod bdctl;
#[doc = "Reset source /clock register (RCU_RSTSCK)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [rstsck](rstsck) module"]
pub type RSTSCK = crate::Reg<u32, _RSTSCK>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _RSTSCK;
#[doc = "`read()` method returns [rstsck::R](rstsck::R) reader structure"]
impl crate::Readable for RSTSCK {}
#[doc = "`write(|w| ..)` method takes [rstsck::W](rstsck::W) writer structure"]
impl crate::Writable for RSTSCK {}
#[doc = "Reset source /clock register (RCU_RSTSCK)"]
pub mod rstsck;
#[doc = "AHB reset register\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [ahbrst](ahbrst) module"]
pub type AHBRST = crate::Reg<u32, _AHBRST>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _AHBRST;
#[doc = "`read()` method returns [ahbrst::R](ahbrst::R) reader structure"]
impl crate::Readable for AHBRST {}
#[doc = "`write(|w| ..)` method takes [ahbrst::W](ahbrst::W) writer structure"]
impl crate::Writable for AHBRST {}
#[doc = "AHB reset register"]
pub mod ahbrst;
#[doc = "Configuration register 1\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [cfg1](cfg1) module"]
pub type CFG1 = crate::Reg<u32, _CFG1>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _CFG1;
#[doc = "`read()` method returns [cfg1::R](cfg1::R) reader structure"]
impl crate::Readable for CFG1 {}
#[doc = "`write(|w| ..)` method takes [cfg1::W](cfg1::W) writer structure"]
impl crate::Writable for CFG1 {}
#[doc = "Configuration register 1"]
pub mod cfg1;
#[doc = "Configuration register 2\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [cfg2](cfg2) module"]
pub type CFG2 = crate::Reg<u32, _CFG2>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _CFG2;
#[doc = "`read()` method returns [cfg2::R](cfg2::R) reader structure"]
impl crate::Readable for CFG2 {}
#[doc = "`write(|w| ..)` method takes [cfg2::W](cfg2::W) writer structure"]
impl crate::Writable for CFG2 {}
#[doc = "Configuration register 2"]
pub mod cfg2;
#[doc = "Control register 1\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [ctl1](ctl1) module"]
pub type CTL1 = crate::Reg<u32, _CTL1>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _CTL1;
#[doc = "`read()` method returns [ctl1::R](ctl1::R) reader structure"]
impl crate::Readable for CTL1 {}
#[doc = "`write(|w| ..)` method takes [ctl1::W](ctl1::W) writer structure"]
impl crate::Writable for CTL1 {}
#[doc = "Control register 1"]
pub mod ctl1;
#[doc = "Configuration register 4\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [cfg3](cfg3) module"]
pub type CFG3 = crate::Reg<u32, _CFG3>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _CFG3;
#[doc = "`read()` method returns [cfg3::R](cfg3::R) reader structure"]
impl crate::Readable for CFG3 {}
#[doc = "`write(|w| ..)` method takes [cfg3::W](cfg3::W) writer structure"]
impl crate::Writable for CFG3 {}
#[doc = "Configuration register 4"]
pub mod cfg3;
#[doc = "Additional enable register\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [adden](adden) module"]
pub type ADDEN = crate::Reg<u32, _ADDEN>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _ADDEN;
#[doc = "`read()` method returns [adden::R](adden::R) reader structure"]
impl crate::Readable for ADDEN {}
#[doc = "`write(|w| ..)` method takes [adden::W](adden::W) writer structure"]
impl crate::Writable for ADDEN {}
#[doc = "Additional enable register"]
pub mod adden;
#[doc = "Additional reset register\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [addrst](addrst) module"]
pub type ADDRST = crate::Reg<u32, _ADDRST>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _ADDRST;
#[doc = "`read()` method returns [addrst::R](addrst::R) reader structure"]
impl crate::Readable for ADDRST {}
#[doc = "`write(|w| ..)` method takes [addrst::W](addrst::W) writer structure"]
impl crate::Writable for ADDRST {}
#[doc = "Additional reset register"]
pub mod addrst;
#[doc = "Voltage key register\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [vkey](vkey) module"]
pub type VKEY = crate::Reg<u32, _VKEY>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _VKEY;
#[doc = "`read()` method returns [vkey::R](vkey::R) reader structure"]
impl crate::Readable for VKEY {}
#[doc = "`write(|w| ..)` method takes [vkey::W](vkey::W) writer structure"]
impl crate::Writable for VKEY {}
#[doc = "Voltage key register"]
pub mod vkey;
#[doc = "Deep-sleep mode voltage register\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [dsv](dsv) module"]
pub type DSV = crate::Reg<u32, _DSV>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _DSV;
#[doc = "`read()` method returns [dsv::R](dsv::R) reader structure"]
impl crate::Readable for DSV {}
#[doc = "`write(|w| ..)` method takes [dsv::W](dsv::W) writer structure"]
impl crate::Writable for DSV {}
#[doc = "Deep-sleep mode voltage register"]
pub mod dsv;
#[doc = "Power down voltage select register\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [pdvsel](pdvsel) module"]
pub type PDVSEL = crate::Reg<u32, _PDVSEL>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _PDVSEL;
#[doc = "`read()` method returns [pdvsel::R](pdvsel::R) reader structure"]
impl crate::Readable for PDVSEL {}
#[doc = "`write(|w| ..)` method takes [pdvsel::W](pdvsel::W) writer structure"]
impl crate::Writable for PDVSEL {}
#[doc = "Power down voltage select register"]
pub mod pdvsel;