1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64
#[doc = "Reader of register DACC_L12DH"] pub type R = crate::R<u32, super::DACC_L12DH>; #[doc = "Writer for register DACC_L12DH"] pub type W = crate::W<u32, super::DACC_L12DH>; #[doc = "Register DACC_L12DH `reset()`'s with value 0"] impl crate::ResetValue for super::DACC_L12DH { type Type = u32; #[inline(always)] fn reset_value() -> Self::Type { 0 } } #[doc = "Reader of field `DAC0_DH`"] pub type DAC0_DH_R = crate::R<u16, u16>; #[doc = "Write proxy for field `DAC0_DH`"] pub struct DAC0_DH_W<'a> { w: &'a mut W, } impl<'a> DAC0_DH_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u16) -> &'a mut W { self.w.bits = (self.w.bits & !(0x0fff << 4)) | (((value as u32) & 0x0fff) << 4); self.w } } #[doc = "Reader of field `DAC1_DH`"] pub type DAC1_DH_R = crate::R<u16, u16>; #[doc = "Write proxy for field `DAC1_DH`"] pub struct DAC1_DH_W<'a> { w: &'a mut W, } impl<'a> DAC1_DH_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u16) -> &'a mut W { self.w.bits = (self.w.bits & !(0x0fff << 20)) | (((value as u32) & 0x0fff) << 20); self.w } } impl R { #[doc = "Bits 4:15 - DAC0 12-bit left-aligned data"] #[inline(always)] pub fn dac0_dh(&self) -> DAC0_DH_R { DAC0_DH_R::new(((self.bits >> 4) & 0x0fff) as u16) } #[doc = "Bits 20:31 - DAC1 12-bit left-aligned data"] #[inline(always)] pub fn dac1_dh(&self) -> DAC1_DH_R { DAC1_DH_R::new(((self.bits >> 20) & 0x0fff) as u16) } } impl W { #[doc = "Bits 4:15 - DAC0 12-bit left-aligned data"] #[inline(always)] pub fn dac0_dh(&mut self) -> DAC0_DH_W { DAC0_DH_W { w: self } } #[doc = "Bits 20:31 - DAC1 12-bit left-aligned data"] #[inline(always)] pub fn dac1_dh(&mut self) -> DAC1_DH_W { DAC1_DH_W { w: self } } }