Module esp32s3::extmem::core1_acs_cache_int_ena
source · Expand description
******* Description ***********
Structs
- ******* Description ***********
- Register
CORE1_ACS_CACHE_INT_ENAreader - Register
CORE1_ACS_CACHE_INT_ENAwriter
Type Definitions
- Field
CORE1_DBUS_ACS_MSK_DC_INT_ENAreader - The bit is used to enable interrupt by cpu access dcache while the corresponding dbus is disabled which include speculative access. - Field
CORE1_DBUS_ACS_MSK_DC_INT_ENAwriter - The bit is used to enable interrupt by cpu access dcache while the corresponding dbus is disabled which include speculative access. - Field
CORE1_DBUS_REJECT_INT_ENAreader - The bit is used to enable interrupt by authentication fail. - Field
CORE1_DBUS_REJECT_INT_ENAwriter - The bit is used to enable interrupt by authentication fail. - Field
CORE1_IBUS_ACS_MSK_IC_INT_ENAreader - The bit is used to enable interrupt by cpu access icache while the corresponding ibus is disabled which include speculative access. - Field
CORE1_IBUS_ACS_MSK_IC_INT_ENAwriter - The bit is used to enable interrupt by cpu access icache while the corresponding ibus is disabled which include speculative access. - Field
CORE1_IBUS_REJECT_INT_ENAreader - The bit is used to enable interrupt by authentication fail. - Field
CORE1_IBUS_REJECT_INT_ENAwriter - The bit is used to enable interrupt by authentication fail. - Field
CORE1_IBUS_WR_IC_INT_ENAreader - The bit is used to enable interrupt by ibus trying to write icache - Field
CORE1_IBUS_WR_IC_INT_ENAwriter - The bit is used to enable interrupt by ibus trying to write icache