1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137

#[doc = "Register `L1_CACHE_CTRL` reader"]
pub type R = crate::R<L1_CACHE_CTRL_SPEC>;
#[doc = "Register `L1_CACHE_CTRL` writer"]
pub type W = crate::W<L1_CACHE_CTRL_SPEC>;
#[doc = "Field `L1_CACHE_SHUT_BUS0` reader - The bit is used to disable core0 dbus access L1-Cache, 0: enable, 1: disable"]
pub type L1_CACHE_SHUT_BUS0_R = crate::BitReader;
#[doc = "Field `L1_CACHE_SHUT_BUS0` writer - The bit is used to disable core0 dbus access L1-Cache, 0: enable, 1: disable"]
pub type L1_CACHE_SHUT_BUS0_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `L1_CACHE_SHUT_BUS1` reader - The bit is used to disable core1 dbus access L1-Cache, 0: enable, 1: disable"]
pub type L1_CACHE_SHUT_BUS1_R = crate::BitReader;
#[doc = "Field `L1_CACHE_SHUT_BUS1` writer - The bit is used to disable core1 dbus access L1-Cache, 0: enable, 1: disable"]
pub type L1_CACHE_SHUT_BUS1_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `L1_CACHE_SHUT_DBUS2` reader - Reserved"]
pub type L1_CACHE_SHUT_DBUS2_R = crate::BitReader;
#[doc = "Field `L1_CACHE_SHUT_DBUS3` reader - Reserved"]
pub type L1_CACHE_SHUT_DBUS3_R = crate::BitReader;
#[doc = "Field `L1_CACHE_SHUT_DMA` reader - The bit is used to disable DMA access L1-Cache, 0: enable, 1: disable"]
pub type L1_CACHE_SHUT_DMA_R = crate::BitReader;
#[doc = "Field `L1_CACHE_UNDEF_OP` reader - Reserved"]
pub type L1_CACHE_UNDEF_OP_R = crate::FieldReader;
#[doc = "Field `L1_CACHE_UNDEF_OP` writer - Reserved"]
pub type L1_CACHE_UNDEF_OP_W<'a, REG> = crate::FieldWriter<'a, REG, 4>;
impl R {
    #[doc = "Bit 0 - The bit is used to disable core0 dbus access L1-Cache, 0: enable, 1: disable"]
    #[inline(always)]
    pub fn l1_cache_shut_bus0(&self) -> L1_CACHE_SHUT_BUS0_R {
        L1_CACHE_SHUT_BUS0_R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - The bit is used to disable core1 dbus access L1-Cache, 0: enable, 1: disable"]
    #[inline(always)]
    pub fn l1_cache_shut_bus1(&self) -> L1_CACHE_SHUT_BUS1_R {
        L1_CACHE_SHUT_BUS1_R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - Reserved"]
    #[inline(always)]
    pub fn l1_cache_shut_dbus2(&self) -> L1_CACHE_SHUT_DBUS2_R {
        L1_CACHE_SHUT_DBUS2_R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - Reserved"]
    #[inline(always)]
    pub fn l1_cache_shut_dbus3(&self) -> L1_CACHE_SHUT_DBUS3_R {
        L1_CACHE_SHUT_DBUS3_R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - The bit is used to disable DMA access L1-Cache, 0: enable, 1: disable"]
    #[inline(always)]
    pub fn l1_cache_shut_dma(&self) -> L1_CACHE_SHUT_DMA_R {
        L1_CACHE_SHUT_DMA_R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bits 8:11 - Reserved"]
    #[inline(always)]
    pub fn l1_cache_undef_op(&self) -> L1_CACHE_UNDEF_OP_R {
        L1_CACHE_UNDEF_OP_R::new(((self.bits >> 8) & 0x0f) as u8)
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("L1_CACHE_CTRL")
            .field(
                "l1_cache_shut_bus0",
                &format_args!("{}", self.l1_cache_shut_bus0().bit()),
            )
            .field(
                "l1_cache_shut_bus1",
                &format_args!("{}", self.l1_cache_shut_bus1().bit()),
            )
            .field(
                "l1_cache_shut_dbus2",
                &format_args!("{}", self.l1_cache_shut_dbus2().bit()),
            )
            .field(
                "l1_cache_shut_dbus3",
                &format_args!("{}", self.l1_cache_shut_dbus3().bit()),
            )
            .field(
                "l1_cache_shut_dma",
                &format_args!("{}", self.l1_cache_shut_dma().bit()),
            )
            .field(
                "l1_cache_undef_op",
                &format_args!("{}", self.l1_cache_undef_op().bits()),
            )
            .finish()
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for crate::generic::Reg<L1_CACHE_CTRL_SPEC> {
    fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
        core::fmt::Debug::fmt(&self.read(), f)
    }
}
impl W {
    #[doc = "Bit 0 - The bit is used to disable core0 dbus access L1-Cache, 0: enable, 1: disable"]
    #[inline(always)]
    #[must_use]
    pub fn l1_cache_shut_bus0(&mut self) -> L1_CACHE_SHUT_BUS0_W<L1_CACHE_CTRL_SPEC> {
        L1_CACHE_SHUT_BUS0_W::new(self, 0)
    }
    #[doc = "Bit 1 - The bit is used to disable core1 dbus access L1-Cache, 0: enable, 1: disable"]
    #[inline(always)]
    #[must_use]
    pub fn l1_cache_shut_bus1(&mut self) -> L1_CACHE_SHUT_BUS1_W<L1_CACHE_CTRL_SPEC> {
        L1_CACHE_SHUT_BUS1_W::new(self, 1)
    }
    #[doc = "Bits 8:11 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn l1_cache_undef_op(&mut self) -> L1_CACHE_UNDEF_OP_W<L1_CACHE_CTRL_SPEC> {
        L1_CACHE_UNDEF_OP_W::new(self, 8)
    }
    #[doc = r" Writes raw bits to the register."]
    #[doc = r""]
    #[doc = r" # Safety"]
    #[doc = r""]
    #[doc = r" Passing incorrect value can cause undefined behaviour. See reference manual"]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.bits = bits;
        self
    }
}
#[doc = "L1 data Cache(L1-Cache) control register\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`l1_cache_ctrl::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`l1_cache_ctrl::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct L1_CACHE_CTRL_SPEC;
impl crate::RegisterSpec for L1_CACHE_CTRL_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [`l1_cache_ctrl::R`](R) reader structure"]
impl crate::Readable for L1_CACHE_CTRL_SPEC {}
#[doc = "`write(|w| ..)` method takes [`l1_cache_ctrl::W`](W) writer structure"]
impl crate::Writable for L1_CACHE_CTRL_SPEC {
    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
#[doc = "`reset()` method sets L1_CACHE_CTRL to value 0"]
impl crate::Resettable for L1_CACHE_CTRL_SPEC {
    const RESET_VALUE: Self::Ux = 0;
}