1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157

#[doc = "Register `INT_CLR` writer"]
pub type W = crate::W<INT_CLR_SPEC>;
#[doc = "Field `TIMER_OVF(0-3)` writer - Set this bit to clear the TIMER%s_OVF interrupt."]
pub type TIMER_OVF_W<'a, REG> = crate::BitWriter1C<'a, REG>;
#[doc = "Field `DUTY_CHNG_END_CH(0-5)` writer - Set this bit to clear the DUTY_CHNG_END_CH%s interrupt."]
pub type DUTY_CHNG_END_CH_W<'a, REG> = crate::BitWriter1C<'a, REG>;
#[doc = "Field `OVF_CNT_CH(0-5)` writer - Set this bit to clear the OVF_CNT_CH%s interrupt."]
pub type OVF_CNT_CH_W<'a, REG> = crate::BitWriter1C<'a, REG>;
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for crate::generic::Reg<INT_CLR_SPEC> {
    fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
        write!(f, "(not readable)")
    }
}
impl W {
    #[doc = "Set this bit to clear the TIMER(0-3)_OVF interrupt."]
    #[doc = ""]
    #[doc = "NOTE: `n` is number of field in register. `n == 0` corresponds to `TIMER0_OVF` field"]
    #[inline(always)]
    #[must_use]
    pub fn timer_ovf(&mut self, n: u8) -> TIMER_OVF_W<INT_CLR_SPEC> {
        #[allow(clippy::no_effect)]
        [(); 4][n as usize];
        TIMER_OVF_W::new(self, n)
    }
    #[doc = "Bit 0 - Set this bit to clear the TIMER0_OVF interrupt."]
    #[inline(always)]
    #[must_use]
    pub fn timer0_ovf(&mut self) -> TIMER_OVF_W<INT_CLR_SPEC> {
        TIMER_OVF_W::new(self, 0)
    }
    #[doc = "Bit 1 - Set this bit to clear the TIMER1_OVF interrupt."]
    #[inline(always)]
    #[must_use]
    pub fn timer1_ovf(&mut self) -> TIMER_OVF_W<INT_CLR_SPEC> {
        TIMER_OVF_W::new(self, 1)
    }
    #[doc = "Bit 2 - Set this bit to clear the TIMER2_OVF interrupt."]
    #[inline(always)]
    #[must_use]
    pub fn timer2_ovf(&mut self) -> TIMER_OVF_W<INT_CLR_SPEC> {
        TIMER_OVF_W::new(self, 2)
    }
    #[doc = "Bit 3 - Set this bit to clear the TIMER3_OVF interrupt."]
    #[inline(always)]
    #[must_use]
    pub fn timer3_ovf(&mut self) -> TIMER_OVF_W<INT_CLR_SPEC> {
        TIMER_OVF_W::new(self, 3)
    }
    #[doc = "Set this bit to clear the DUTY_CHNG_END_CH(0-5) interrupt."]
    #[doc = ""]
    #[doc = "NOTE: `n` is number of field in register. `n == 0` corresponds to `DUTY_CHNG_END_CH0` field"]
    #[inline(always)]
    #[must_use]
    pub fn duty_chng_end_ch(&mut self, n: u8) -> DUTY_CHNG_END_CH_W<INT_CLR_SPEC> {
        #[allow(clippy::no_effect)]
        [(); 6][n as usize];
        DUTY_CHNG_END_CH_W::new(self, n + 4)
    }
    #[doc = "Bit 4 - Set this bit to clear the DUTY_CHNG_END_CH0 interrupt."]
    #[inline(always)]
    #[must_use]
    pub fn duty_chng_end_ch0(&mut self) -> DUTY_CHNG_END_CH_W<INT_CLR_SPEC> {
        DUTY_CHNG_END_CH_W::new(self, 4)
    }
    #[doc = "Bit 5 - Set this bit to clear the DUTY_CHNG_END_CH1 interrupt."]
    #[inline(always)]
    #[must_use]
    pub fn duty_chng_end_ch1(&mut self) -> DUTY_CHNG_END_CH_W<INT_CLR_SPEC> {
        DUTY_CHNG_END_CH_W::new(self, 5)
    }
    #[doc = "Bit 6 - Set this bit to clear the DUTY_CHNG_END_CH2 interrupt."]
    #[inline(always)]
    #[must_use]
    pub fn duty_chng_end_ch2(&mut self) -> DUTY_CHNG_END_CH_W<INT_CLR_SPEC> {
        DUTY_CHNG_END_CH_W::new(self, 6)
    }
    #[doc = "Bit 7 - Set this bit to clear the DUTY_CHNG_END_CH3 interrupt."]
    #[inline(always)]
    #[must_use]
    pub fn duty_chng_end_ch3(&mut self) -> DUTY_CHNG_END_CH_W<INT_CLR_SPEC> {
        DUTY_CHNG_END_CH_W::new(self, 7)
    }
    #[doc = "Bit 8 - Set this bit to clear the DUTY_CHNG_END_CH4 interrupt."]
    #[inline(always)]
    #[must_use]
    pub fn duty_chng_end_ch4(&mut self) -> DUTY_CHNG_END_CH_W<INT_CLR_SPEC> {
        DUTY_CHNG_END_CH_W::new(self, 8)
    }
    #[doc = "Bit 9 - Set this bit to clear the DUTY_CHNG_END_CH5 interrupt."]
    #[inline(always)]
    #[must_use]
    pub fn duty_chng_end_ch5(&mut self) -> DUTY_CHNG_END_CH_W<INT_CLR_SPEC> {
        DUTY_CHNG_END_CH_W::new(self, 9)
    }
    #[doc = "Set this bit to clear the OVF_CNT_CH(0-5) interrupt."]
    #[doc = ""]
    #[doc = "NOTE: `n` is number of field in register. `n == 0` corresponds to `OVF_CNT_CH0` field"]
    #[inline(always)]
    #[must_use]
    pub fn ovf_cnt_ch(&mut self, n: u8) -> OVF_CNT_CH_W<INT_CLR_SPEC> {
        #[allow(clippy::no_effect)]
        [(); 6][n as usize];
        OVF_CNT_CH_W::new(self, n + 10)
    }
    #[doc = "Bit 10 - Set this bit to clear the OVF_CNT_CH0 interrupt."]
    #[inline(always)]
    #[must_use]
    pub fn ovf_cnt_ch0(&mut self) -> OVF_CNT_CH_W<INT_CLR_SPEC> {
        OVF_CNT_CH_W::new(self, 10)
    }
    #[doc = "Bit 11 - Set this bit to clear the OVF_CNT_CH1 interrupt."]
    #[inline(always)]
    #[must_use]
    pub fn ovf_cnt_ch1(&mut self) -> OVF_CNT_CH_W<INT_CLR_SPEC> {
        OVF_CNT_CH_W::new(self, 11)
    }
    #[doc = "Bit 12 - Set this bit to clear the OVF_CNT_CH2 interrupt."]
    #[inline(always)]
    #[must_use]
    pub fn ovf_cnt_ch2(&mut self) -> OVF_CNT_CH_W<INT_CLR_SPEC> {
        OVF_CNT_CH_W::new(self, 12)
    }
    #[doc = "Bit 13 - Set this bit to clear the OVF_CNT_CH3 interrupt."]
    #[inline(always)]
    #[must_use]
    pub fn ovf_cnt_ch3(&mut self) -> OVF_CNT_CH_W<INT_CLR_SPEC> {
        OVF_CNT_CH_W::new(self, 13)
    }
    #[doc = "Bit 14 - Set this bit to clear the OVF_CNT_CH4 interrupt."]
    #[inline(always)]
    #[must_use]
    pub fn ovf_cnt_ch4(&mut self) -> OVF_CNT_CH_W<INT_CLR_SPEC> {
        OVF_CNT_CH_W::new(self, 14)
    }
    #[doc = "Bit 15 - Set this bit to clear the OVF_CNT_CH5 interrupt."]
    #[inline(always)]
    #[must_use]
    pub fn ovf_cnt_ch5(&mut self) -> OVF_CNT_CH_W<INT_CLR_SPEC> {
        OVF_CNT_CH_W::new(self, 15)
    }
}
#[doc = "LEDC_INT_CLR.\n\nYou can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`int_clr::W`](W). See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct INT_CLR_SPEC;
impl crate::RegisterSpec for INT_CLR_SPEC {
    type Ux = u32;
}
#[doc = "`write(|w| ..)` method takes [`int_clr::W`](W) writer structure"]
impl crate::Writable for INT_CLR_SPEC {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0x0411;
}
#[doc = "`reset()` method sets INT_CLR to value 0"]
impl crate::Resettable for INT_CLR_SPEC {
    const RESET_VALUE: u32 = 0;
}