1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48

#[doc = "Register `ICACHE_LOCK_ADDR` reader"]
pub type R = crate::R<ICACHE_LOCK_ADDR_SPEC>;
#[doc = "Register `ICACHE_LOCK_ADDR` writer"]
pub type W = crate::W<ICACHE_LOCK_ADDR_SPEC>;
#[doc = "Field `ICACHE_LOCK_ADDR` reader - The bits are used to configure the start virtual address for lock operations. It should be combined with ICACHE_LOCK_SIZE_REG."]
pub type ICACHE_LOCK_ADDR_R = crate::FieldReader<u32>;
#[doc = "Field `ICACHE_LOCK_ADDR` writer - The bits are used to configure the start virtual address for lock operations. It should be combined with ICACHE_LOCK_SIZE_REG."]
pub type ICACHE_LOCK_ADDR_W<'a, REG> = crate::FieldWriter<'a, REG, 32, u32>;
impl R {
    #[doc = "Bits 0:31 - The bits are used to configure the start virtual address for lock operations. It should be combined with ICACHE_LOCK_SIZE_REG."]
    #[inline(always)]
    pub fn icache_lock_addr(&self) -> ICACHE_LOCK_ADDR_R {
        ICACHE_LOCK_ADDR_R::new(self.bits)
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("ICACHE_LOCK_ADDR")
            .field("icache_lock_addr", &self.icache_lock_addr())
            .finish()
    }
}
impl W {
    #[doc = "Bits 0:31 - The bits are used to configure the start virtual address for lock operations. It should be combined with ICACHE_LOCK_SIZE_REG."]
    #[inline(always)]
    #[must_use]
    pub fn icache_lock_addr(&mut self) -> ICACHE_LOCK_ADDR_W<ICACHE_LOCK_ADDR_SPEC> {
        ICACHE_LOCK_ADDR_W::new(self, 0)
    }
}
#[doc = "This description will be updated in the near future.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`icache_lock_addr::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`icache_lock_addr::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct ICACHE_LOCK_ADDR_SPEC;
impl crate::RegisterSpec for ICACHE_LOCK_ADDR_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [`icache_lock_addr::R`](R) reader structure"]
impl crate::Readable for ICACHE_LOCK_ADDR_SPEC {}
#[doc = "`write(|w| ..)` method takes [`icache_lock_addr::W`](W) writer structure"]
impl crate::Writable for ICACHE_LOCK_ADDR_SPEC {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets ICACHE_LOCK_ADDR to value 0"]
impl crate::Resettable for ICACHE_LOCK_ADDR_SPEC {
    const RESET_VALUE: u32 = 0;
}