Struct efr32xg12p::vdac0::if_::R
[−]
[src]
pub struct R { /* fields omitted */ }
Value read from the register
Methods
impl R
[src]
fn bits(&self) -> u32
[src]
Value of the register as raw bits
fn ch0cd(&self) -> CH0CDR
[src]
Bit 0 - Channel 0 Conversion Done Interrupt Flag
fn ch1cd(&self) -> CH1CDR
[src]
Bit 1 - Channel 1 Conversion Done Interrupt Flag
fn ch0of(&self) -> CH0OFR
[src]
Bit 2 - Channel 0 Data Overflow Interrupt Flag
fn ch1of(&self) -> CH1OFR
[src]
Bit 3 - Channel 1 Data Overflow Interrupt Flag
fn ch0uf(&self) -> CH0UFR
[src]
Bit 4 - Channel 0 Data Underflow Interrupt Flag
fn ch1uf(&self) -> CH1UFR
[src]
Bit 5 - Channel 1 Data Underflow Interrupt Flag
fn ch0bl(&self) -> CH0BLR
[src]
Bit 6 - Channel 0 Buffer Level Interrupt Flag
fn ch1bl(&self) -> CH1BLR
[src]
Bit 7 - Channel 1 Buffer Level Interrupt Flag
fn em23err(&self) -> EM23ERRR
[src]
Bit 15 - EM2/3 Entry Error Flag
fn opa0aportconflict(&self) -> OPA0APORTCONFLICTR
[src]
Bit 16 - OPA0 Bus Conflict Output Interrupt Flag
fn opa1aportconflict(&self) -> OPA1APORTCONFLICTR
[src]
Bit 17 - OPA1 Bus Conflict Output Interrupt Flag
fn opa2aportconflict(&self) -> OPA2APORTCONFLICTR
[src]
Bit 18 - OPA2 Bus Conflict Output Interrupt Flag
fn opa0prstimederr(&self) -> OPA0PRSTIMEDERRR
[src]
Bit 20 - OPA0 PRS Trigger Mode Error Interrupt Flag
fn opa1prstimederr(&self) -> OPA1PRSTIMEDERRR
[src]
Bit 21 - OPA1 PRS Trigger Mode Error Interrupt Flag
fn opa2prstimederr(&self) -> OPA2PRSTIMEDERRR
[src]
Bit 22 - OPA2 PRS Trigger Mode Error Interrupt Flag
fn opa0outvalid(&self) -> OPA0OUTVALIDR
[src]
Bit 28 - OPA0 Output Valid Interrupt Flag
fn opa1outvalid(&self) -> OPA1OUTVALIDR
[src]
Bit 29 - OPA1 Output Valid Interrupt Flag
fn opa2outvalid(&self) -> OPA2OUTVALIDR
[src]
Bit 30 - OPA3 Output Valid Interrupt Flag