1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186
#[doc = "Reader of register CTRL"] pub type R = crate::R<u32, super::CTRL>; #[doc = "Writer for register CTRL"] pub type W = crate::W<u32, super::CTRL>; #[doc = "Register CTRL `reset()`'s with value 0x01"] impl crate::ResetValue for super::CTRL { type Type = u32; #[inline(always)] fn reset_value() -> Self::Type { 0x01 } } #[doc = "Reader of field `ADDRFAULTEN`"] pub type ADDRFAULTEN_R = crate::R<bool, bool>; #[doc = "Write proxy for field `ADDRFAULTEN`"] pub struct ADDRFAULTEN_W<'a> { w: &'a mut W, } impl<'a> ADDRFAULTEN_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !0x01) | ((value as u32) & 0x01); self.w } } #[doc = "Reader of field `CLKDISFAULTEN`"] pub type CLKDISFAULTEN_R = crate::R<bool, bool>; #[doc = "Write proxy for field `CLKDISFAULTEN`"] pub struct CLKDISFAULTEN_W<'a> { w: &'a mut W, } impl<'a> CLKDISFAULTEN_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 1)) | (((value as u32) & 0x01) << 1); self.w } } #[doc = "Reader of field `PWRUPONDEMAND`"] pub type PWRUPONDEMAND_R = crate::R<bool, bool>; #[doc = "Write proxy for field `PWRUPONDEMAND`"] pub struct PWRUPONDEMAND_W<'a> { w: &'a mut W, } impl<'a> PWRUPONDEMAND_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 2)) | (((value as u32) & 0x01) << 2); self.w } } #[doc = "Reader of field `IFCREADCLEAR`"] pub type IFCREADCLEAR_R = crate::R<bool, bool>; #[doc = "Write proxy for field `IFCREADCLEAR`"] pub struct IFCREADCLEAR_W<'a> { w: &'a mut W, } impl<'a> IFCREADCLEAR_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 3)) | (((value as u32) & 0x01) << 3); self.w } } #[doc = "Reader of field `TIMEOUTFAULTEN`"] pub type TIMEOUTFAULTEN_R = crate::R<bool, bool>; #[doc = "Write proxy for field `TIMEOUTFAULTEN`"] pub struct TIMEOUTFAULTEN_W<'a> { w: &'a mut W, } impl<'a> TIMEOUTFAULTEN_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 4)) | (((value as u32) & 0x01) << 4); self.w } } impl R { #[doc = "Bit 0 - Invalid Address Bus Fault Response Enable"] #[inline(always)] pub fn addrfaulten(&self) -> ADDRFAULTEN_R { ADDRFAULTEN_R::new((self.bits & 0x01) != 0) } #[doc = "Bit 1 - Clock-disabled Bus Fault Response Enable"] #[inline(always)] pub fn clkdisfaulten(&self) -> CLKDISFAULTEN_R { CLKDISFAULTEN_R::new(((self.bits >> 1) & 0x01) != 0) } #[doc = "Bit 2 - Power Up on Demand During Wake Up"] #[inline(always)] pub fn pwrupondemand(&self) -> PWRUPONDEMAND_R { PWRUPONDEMAND_R::new(((self.bits >> 2) & 0x01) != 0) } #[doc = "Bit 3 - IFC Read Clears IF"] #[inline(always)] pub fn ifcreadclear(&self) -> IFCREADCLEAR_R { IFCREADCLEAR_R::new(((self.bits >> 3) & 0x01) != 0) } #[doc = "Bit 4 - Timeout Bus Fault Response Enable"] #[inline(always)] pub fn timeoutfaulten(&self) -> TIMEOUTFAULTEN_R { TIMEOUTFAULTEN_R::new(((self.bits >> 4) & 0x01) != 0) } } impl W { #[doc = "Bit 0 - Invalid Address Bus Fault Response Enable"] #[inline(always)] pub fn addrfaulten(&mut self) -> ADDRFAULTEN_W { ADDRFAULTEN_W { w: self } } #[doc = "Bit 1 - Clock-disabled Bus Fault Response Enable"] #[inline(always)] pub fn clkdisfaulten(&mut self) -> CLKDISFAULTEN_W { CLKDISFAULTEN_W { w: self } } #[doc = "Bit 2 - Power Up on Demand During Wake Up"] #[inline(always)] pub fn pwrupondemand(&mut self) -> PWRUPONDEMAND_W { PWRUPONDEMAND_W { w: self } } #[doc = "Bit 3 - IFC Read Clears IF"] #[inline(always)] pub fn ifcreadclear(&mut self) -> IFCREADCLEAR_W { IFCREADCLEAR_W { w: self } } #[doc = "Bit 4 - Timeout Bus Fault Response Enable"] #[inline(always)] pub fn timeoutfaulten(&mut self) -> TIMEOUTFAULTEN_W { TIMEOUTFAULTEN_W { w: self } } }