1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449
#[doc = "Reader of register CTRL"] pub type R = crate::R<u32, super::CTRL>; #[doc = "Writer for register CTRL"] pub type W = crate::W<u32, super::CTRL>; #[doc = "Register CTRL `reset()`'s with value 0x0700_0000"] impl crate::ResetValue for super::CTRL { type Type = u32; #[inline(always)] fn reset_value() -> Self::Type { 0x0700_0000 } } #[doc = "Reader of field `EN`"] pub type EN_R = crate::R<bool, bool>; #[doc = "Write proxy for field `EN`"] pub struct EN_W<'a> { w: &'a mut W, } impl<'a> EN_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !0x01) | ((value as u32) & 0x01); self.w } } #[doc = "Reader of field `INACTVAL`"] pub type INACTVAL_R = crate::R<bool, bool>; #[doc = "Write proxy for field `INACTVAL`"] pub struct INACTVAL_W<'a> { w: &'a mut W, } impl<'a> INACTVAL_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 2)) | (((value as u32) & 0x01) << 2); self.w } } #[doc = "Reader of field `GPIOINV`"] pub type GPIOINV_R = crate::R<bool, bool>; #[doc = "Write proxy for field `GPIOINV`"] pub struct GPIOINV_W<'a> { w: &'a mut W, } impl<'a> GPIOINV_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 3)) | (((value as u32) & 0x01) << 3); self.w } } #[doc = "Reader of field `APORTXMASTERDIS`"] pub type APORTXMASTERDIS_R = crate::R<bool, bool>; #[doc = "Write proxy for field `APORTXMASTERDIS`"] pub struct APORTXMASTERDIS_W<'a> { w: &'a mut W, } impl<'a> APORTXMASTERDIS_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 8)) | (((value as u32) & 0x01) << 8); self.w } } #[doc = "Reader of field `APORTYMASTERDIS`"] pub type APORTYMASTERDIS_R = crate::R<bool, bool>; #[doc = "Write proxy for field `APORTYMASTERDIS`"] pub struct APORTYMASTERDIS_W<'a> { w: &'a mut W, } impl<'a> APORTYMASTERDIS_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 9)) | (((value as u32) & 0x01) << 9); self.w } } #[doc = "Reader of field `APORTVMASTERDIS`"] pub type APORTVMASTERDIS_R = crate::R<bool, bool>; #[doc = "Write proxy for field `APORTVMASTERDIS`"] pub struct APORTVMASTERDIS_W<'a> { w: &'a mut W, } impl<'a> APORTVMASTERDIS_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 10)) | (((value as u32) & 0x01) << 10); self.w } } #[doc = "Power Select\n\nValue on reset: 0"] #[derive(Clone, Copy, Debug, PartialEq)] #[repr(u8)] pub enum PWRSEL_A { #[doc = "0: AVDD supply"] AVDD = 0, #[doc = "1: DVDD supply"] DVDD = 1, #[doc = "2: IOVDD/IOVDD0 supply"] IOVDD0 = 2, #[doc = "4: IOVDD1 supply (if part has two I/O voltages)"] IOVDD1 = 4, } impl From<PWRSEL_A> for u8 { #[inline(always)] fn from(variant: PWRSEL_A) -> Self { variant as _ } } #[doc = "Reader of field `PWRSEL`"] pub type PWRSEL_R = crate::R<u8, PWRSEL_A>; impl PWRSEL_R { #[doc = r"Get enumerated values variant"] #[inline(always)] pub fn variant(&self) -> crate::Variant<u8, PWRSEL_A> { use crate::Variant::*; match self.bits { 0 => Val(PWRSEL_A::AVDD), 1 => Val(PWRSEL_A::DVDD), 2 => Val(PWRSEL_A::IOVDD0), 4 => Val(PWRSEL_A::IOVDD1), i => Res(i), } } #[doc = "Checks if the value of the field is `AVDD`"] #[inline(always)] pub fn is_avdd(&self) -> bool { *self == PWRSEL_A::AVDD } #[doc = "Checks if the value of the field is `DVDD`"] #[inline(always)] pub fn is_dvdd(&self) -> bool { *self == PWRSEL_A::DVDD } #[doc = "Checks if the value of the field is `IOVDD0`"] #[inline(always)] pub fn is_iovdd0(&self) -> bool { *self == PWRSEL_A::IOVDD0 } #[doc = "Checks if the value of the field is `IOVDD1`"] #[inline(always)] pub fn is_iovdd1(&self) -> bool { *self == PWRSEL_A::IOVDD1 } } #[doc = "Write proxy for field `PWRSEL`"] pub struct PWRSEL_W<'a> { w: &'a mut W, } impl<'a> PWRSEL_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: PWRSEL_A) -> &'a mut W { unsafe { self.bits(variant.into()) } } #[doc = "AVDD supply"] #[inline(always)] pub fn avdd(self) -> &'a mut W { self.variant(PWRSEL_A::AVDD) } #[doc = "DVDD supply"] #[inline(always)] pub fn dvdd(self) -> &'a mut W { self.variant(PWRSEL_A::DVDD) } #[doc = "IOVDD/IOVDD0 supply"] #[inline(always)] pub fn iovdd0(self) -> &'a mut W { self.variant(PWRSEL_A::IOVDD0) } #[doc = "IOVDD1 supply (if part has two I/O voltages)"] #[inline(always)] pub fn iovdd1(self) -> &'a mut W { self.variant(PWRSEL_A::IOVDD1) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x07 << 12)) | (((value as u32) & 0x07) << 12); self.w } } #[doc = "Reader of field `ACCURACY`"] pub type ACCURACY_R = crate::R<bool, bool>; #[doc = "Write proxy for field `ACCURACY`"] pub struct ACCURACY_W<'a> { w: &'a mut W, } impl<'a> ACCURACY_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 15)) | (((value as u32) & 0x01) << 15); self.w } } #[doc = "Input Range\n\nValue on reset: 0"] #[derive(Clone, Copy, Debug, PartialEq)] #[repr(u8)] pub enum INPUTRANGE_A { #[doc = "0: Setting when the input can be from 0 to ACMPVDD."] FULL = 0, #[doc = "1: Setting when the input will always be greater than ACMPVDD/2."] GTVDDDIV2 = 1, #[doc = "2: Setting when the input will always be less than ACMPVDD/2."] LTVDDDIV2 = 2, } impl From<INPUTRANGE_A> for u8 { #[inline(always)] fn from(variant: INPUTRANGE_A) -> Self { variant as _ } } #[doc = "Reader of field `INPUTRANGE`"] pub type INPUTRANGE_R = crate::R<u8, INPUTRANGE_A>; impl INPUTRANGE_R { #[doc = r"Get enumerated values variant"] #[inline(always)] pub fn variant(&self) -> crate::Variant<u8, INPUTRANGE_A> { use crate::Variant::*; match self.bits { 0 => Val(INPUTRANGE_A::FULL), 1 => Val(INPUTRANGE_A::GTVDDDIV2), 2 => Val(INPUTRANGE_A::LTVDDDIV2), i => Res(i), } } #[doc = "Checks if the value of the field is `FULL`"] #[inline(always)] pub fn is_full(&self) -> bool { *self == INPUTRANGE_A::FULL } #[doc = "Checks if the value of the field is `GTVDDDIV2`"] #[inline(always)] pub fn is_gtvdddiv2(&self) -> bool { *self == INPUTRANGE_A::GTVDDDIV2 } #[doc = "Checks if the value of the field is `LTVDDDIV2`"] #[inline(always)] pub fn is_ltvdddiv2(&self) -> bool { *self == INPUTRANGE_A::LTVDDDIV2 } } #[doc = "Write proxy for field `INPUTRANGE`"] pub struct INPUTRANGE_W<'a> { w: &'a mut W, } impl<'a> INPUTRANGE_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: INPUTRANGE_A) -> &'a mut W { unsafe { self.bits(variant.into()) } } #[doc = "Setting when the input can be from 0 to ACMPVDD."] #[inline(always)] pub fn full(self) -> &'a mut W { self.variant(INPUTRANGE_A::FULL) } #[doc = "Setting when the input will always be greater than ACMPVDD/2."] #[inline(always)] pub fn gtvdddiv2(self) -> &'a mut W { self.variant(INPUTRANGE_A::GTVDDDIV2) } #[doc = "Setting when the input will always be less than ACMPVDD/2."] #[inline(always)] pub fn ltvdddiv2(self) -> &'a mut W { self.variant(INPUTRANGE_A::LTVDDDIV2) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x03 << 18)) | (((value as u32) & 0x03) << 18); self.w } } #[doc = "Reader of field `IRISE`"] pub type IRISE_R = crate::R<bool, bool>; #[doc = "Write proxy for field `IRISE`"] pub struct IRISE_W<'a> { w: &'a mut W, } impl<'a> IRISE_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 20)) | (((value as u32) & 0x01) << 20); self.w } } #[doc = "Reader of field `IFALL`"] pub type IFALL_R = crate::R<bool, bool>; #[doc = "Write proxy for field `IFALL`"] pub struct IFALL_W<'a> { w: &'a mut W, } impl<'a> IFALL_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 21)) | (((value as u32) & 0x01) << 21); self.w } } #[doc = "Reader of field `BIASPROG`"] pub type BIASPROG_R = crate::R<u8, u8>; #[doc = "Write proxy for field `BIASPROG`"] pub struct BIASPROG_W<'a> { w: &'a mut W, } impl<'a> BIASPROG_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x3f << 24)) | (((value as u32) & 0x3f) << 24); self.w } } #[doc = "Reader of field `FULLBIAS`"] pub type FULLBIAS_R = crate::R<bool, bool>; #[doc = "Write proxy for field `FULLBIAS`"] pub struct FULLBIAS_W<'a> { w: &'a mut W, } impl<'a> FULLBIAS_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 31)) | (((value as u32) & 0x01) << 31); self.w } } impl R { #[doc = "Bit 0 - Analog Comparator Enable"] #[inline(always)] pub fn en(&self) -> EN_R { EN_R::new((self.bits & 0x01) != 0) } #[doc = "Bit 2 - Inactive Value"] #[inline(always)] pub fn inactval(&self) -> INACTVAL_R { INACTVAL_R::new(((self.bits >> 2) & 0x01) != 0) } #[doc = "Bit 3 - Comparator GPIO Output Invert"] #[inline(always)] pub fn gpioinv(&self) -> GPIOINV_R { GPIOINV_R::new(((self.bits >> 3) & 0x01) != 0) } #[doc = "Bit 8 - APORT Bus X Master Disable"] #[inline(always)] pub fn aportxmasterdis(&self) -> APORTXMASTERDIS_R { APORTXMASTERDIS_R::new(((self.bits >> 8) & 0x01) != 0) } #[doc = "Bit 9 - APORT Bus Y Master Disable"] #[inline(always)] pub fn aportymasterdis(&self) -> APORTYMASTERDIS_R { APORTYMASTERDIS_R::new(((self.bits >> 9) & 0x01) != 0) } #[doc = "Bit 10 - APORT Bus Master Disable for Bus Selected By VASEL"] #[inline(always)] pub fn aportvmasterdis(&self) -> APORTVMASTERDIS_R { APORTVMASTERDIS_R::new(((self.bits >> 10) & 0x01) != 0) } #[doc = "Bits 12:14 - Power Select"] #[inline(always)] pub fn pwrsel(&self) -> PWRSEL_R { PWRSEL_R::new(((self.bits >> 12) & 0x07) as u8) } #[doc = "Bit 15 - ACMP Accuracy Mode"] #[inline(always)] pub fn accuracy(&self) -> ACCURACY_R { ACCURACY_R::new(((self.bits >> 15) & 0x01) != 0) } #[doc = "Bits 18:19 - Input Range"] #[inline(always)] pub fn inputrange(&self) -> INPUTRANGE_R { INPUTRANGE_R::new(((self.bits >> 18) & 0x03) as u8) } #[doc = "Bit 20 - Rising Edge Interrupt Sense"] #[inline(always)] pub fn irise(&self) -> IRISE_R { IRISE_R::new(((self.bits >> 20) & 0x01) != 0) } #[doc = "Bit 21 - Falling Edge Interrupt Sense"] #[inline(always)] pub fn ifall(&self) -> IFALL_R { IFALL_R::new(((self.bits >> 21) & 0x01) != 0) } #[doc = "Bits 24:29 - Bias Configuration"] #[inline(always)] pub fn biasprog(&self) -> BIASPROG_R { BIASPROG_R::new(((self.bits >> 24) & 0x3f) as u8) } #[doc = "Bit 31 - Full Bias Current"] #[inline(always)] pub fn fullbias(&self) -> FULLBIAS_R { FULLBIAS_R::new(((self.bits >> 31) & 0x01) != 0) } } impl W { #[doc = "Bit 0 - Analog Comparator Enable"] #[inline(always)] pub fn en(&mut self) -> EN_W { EN_W { w: self } } #[doc = "Bit 2 - Inactive Value"] #[inline(always)] pub fn inactval(&mut self) -> INACTVAL_W { INACTVAL_W { w: self } } #[doc = "Bit 3 - Comparator GPIO Output Invert"] #[inline(always)] pub fn gpioinv(&mut self) -> GPIOINV_W { GPIOINV_W { w: self } } #[doc = "Bit 8 - APORT Bus X Master Disable"] #[inline(always)] pub fn aportxmasterdis(&mut self) -> APORTXMASTERDIS_W { APORTXMASTERDIS_W { w: self } } #[doc = "Bit 9 - APORT Bus Y Master Disable"] #[inline(always)] pub fn aportymasterdis(&mut self) -> APORTYMASTERDIS_W { APORTYMASTERDIS_W { w: self } } #[doc = "Bit 10 - APORT Bus Master Disable for Bus Selected By VASEL"] #[inline(always)] pub fn aportvmasterdis(&mut self) -> APORTVMASTERDIS_W { APORTVMASTERDIS_W { w: self } } #[doc = "Bits 12:14 - Power Select"] #[inline(always)] pub fn pwrsel(&mut self) -> PWRSEL_W { PWRSEL_W { w: self } } #[doc = "Bit 15 - ACMP Accuracy Mode"] #[inline(always)] pub fn accuracy(&mut self) -> ACCURACY_W { ACCURACY_W { w: self } } #[doc = "Bits 18:19 - Input Range"] #[inline(always)] pub fn inputrange(&mut self) -> INPUTRANGE_W { INPUTRANGE_W { w: self } } #[doc = "Bit 20 - Rising Edge Interrupt Sense"] #[inline(always)] pub fn irise(&mut self) -> IRISE_W { IRISE_W { w: self } } #[doc = "Bit 21 - Falling Edge Interrupt Sense"] #[inline(always)] pub fn ifall(&mut self) -> IFALL_W { IFALL_W { w: self } } #[doc = "Bits 24:29 - Bias Configuration"] #[inline(always)] pub fn biasprog(&mut self) -> BIASPROG_W { BIASPROG_W { w: self } } #[doc = "Bit 31 - Full Bias Current"] #[inline(always)] pub fn fullbias(&mut self) -> FULLBIAS_W { FULLBIAS_W { w: self } } }