1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
#[doc = "Register `DOEP3_INT` reader"]
pub struct R(crate::R<DOEP3_INT_SPEC>);
impl core::ops::Deref for R {
type Target = crate::R<DOEP3_INT_SPEC>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
impl From<crate::R<DOEP3_INT_SPEC>> for R {
#[inline(always)]
fn from(reader: crate::R<DOEP3_INT_SPEC>) -> Self {
R(reader)
}
}
#[doc = "Register `DOEP3_INT` writer"]
pub struct W(crate::W<DOEP3_INT_SPEC>);
impl core::ops::Deref for W {
type Target = crate::W<DOEP3_INT_SPEC>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
impl core::ops::DerefMut for W {
#[inline(always)]
fn deref_mut(&mut self) -> &mut Self::Target {
&mut self.0
}
}
impl From<crate::W<DOEP3_INT_SPEC>> for W {
#[inline(always)]
fn from(writer: crate::W<DOEP3_INT_SPEC>) -> Self {
W(writer)
}
}
#[doc = "Field `XFERCOMPL` reader - Transfer Completed Interrupt"]
pub type XFERCOMPL_R = crate::BitReader<bool>;
#[doc = "Field `XFERCOMPL` writer - Transfer Completed Interrupt"]
pub type XFERCOMPL_W<'a, const O: u8> = crate::BitWriter<'a, u32, DOEP3_INT_SPEC, bool, O>;
#[doc = "Field `EPDISBLD` reader - Endpoint Disabled Interrupt"]
pub type EPDISBLD_R = crate::BitReader<bool>;
#[doc = "Field `EPDISBLD` writer - Endpoint Disabled Interrupt"]
pub type EPDISBLD_W<'a, const O: u8> = crate::BitWriter<'a, u32, DOEP3_INT_SPEC, bool, O>;
#[doc = "Field `AHBERR` reader - AHB Error"]
pub type AHBERR_R = crate::BitReader<bool>;
#[doc = "Field `AHBERR` writer - AHB Error"]
pub type AHBERR_W<'a, const O: u8> = crate::BitWriter<'a, u32, DOEP3_INT_SPEC, bool, O>;
#[doc = "Field `SETUP` reader - Setup Phase Done"]
pub type SETUP_R = crate::BitReader<bool>;
#[doc = "Field `SETUP` writer - Setup Phase Done"]
pub type SETUP_W<'a, const O: u8> = crate::BitWriter<'a, u32, DOEP3_INT_SPEC, bool, O>;
#[doc = "Field `OUTTKNEPDIS` reader - OUT Token Received When Endpoint Disabled"]
pub type OUTTKNEPDIS_R = crate::BitReader<bool>;
#[doc = "Field `OUTTKNEPDIS` writer - OUT Token Received When Endpoint Disabled"]
pub type OUTTKNEPDIS_W<'a, const O: u8> = crate::BitWriter<'a, u32, DOEP3_INT_SPEC, bool, O>;
#[doc = "Field `STSPHSERCVD` reader - Status Phase Received For Control Write"]
pub type STSPHSERCVD_R = crate::BitReader<bool>;
#[doc = "Field `STSPHSERCVD` writer - Status Phase Received For Control Write"]
pub type STSPHSERCVD_W<'a, const O: u8> = crate::BitWriter<'a, u32, DOEP3_INT_SPEC, bool, O>;
#[doc = "Field `BACK2BACKSETUP` reader - Back-to-Back SETUP Packets Received"]
pub type BACK2BACKSETUP_R = crate::BitReader<bool>;
#[doc = "Field `BACK2BACKSETUP` writer - Back-to-Back SETUP Packets Received"]
pub type BACK2BACKSETUP_W<'a, const O: u8> = crate::BitWriter<'a, u32, DOEP3_INT_SPEC, bool, O>;
#[doc = "Field `OUTPKTERR` reader - OUT Packet Error"]
pub type OUTPKTERR_R = crate::BitReader<bool>;
#[doc = "Field `OUTPKTERR` writer - OUT Packet Error"]
pub type OUTPKTERR_W<'a, const O: u8> = crate::BitWriter<'a, u32, DOEP3_INT_SPEC, bool, O>;
#[doc = "Field `PKTDRPSTS` reader - Packet Drop Status"]
pub type PKTDRPSTS_R = crate::BitReader<bool>;
#[doc = "Field `PKTDRPSTS` writer - Packet Drop Status"]
pub type PKTDRPSTS_W<'a, const O: u8> = crate::BitWriter<'a, u32, DOEP3_INT_SPEC, bool, O>;
#[doc = "Field `BBLEERR` reader - Babble Error"]
pub type BBLEERR_R = crate::BitReader<bool>;
#[doc = "Field `BBLEERR` writer - Babble Error"]
pub type BBLEERR_W<'a, const O: u8> = crate::BitWriter<'a, u32, DOEP3_INT_SPEC, bool, O>;
#[doc = "Field `NAKINTRPT` reader - NAK Interrupt"]
pub type NAKINTRPT_R = crate::BitReader<bool>;
#[doc = "Field `NAKINTRPT` writer - NAK Interrupt"]
pub type NAKINTRPT_W<'a, const O: u8> = crate::BitWriter<'a, u32, DOEP3_INT_SPEC, bool, O>;
#[doc = "Field `STUPPKTRCVD` reader - "]
pub type STUPPKTRCVD_R = crate::BitReader<bool>;
#[doc = "Field `STUPPKTRCVD` writer - "]
pub type STUPPKTRCVD_W<'a, const O: u8> = crate::BitWriter<'a, u32, DOEP3_INT_SPEC, bool, O>;
impl R {
#[doc = "Bit 0 - Transfer Completed Interrupt"]
#[inline(always)]
pub fn xfercompl(&self) -> XFERCOMPL_R {
XFERCOMPL_R::new((self.bits & 1) != 0)
}
#[doc = "Bit 1 - Endpoint Disabled Interrupt"]
#[inline(always)]
pub fn epdisbld(&self) -> EPDISBLD_R {
EPDISBLD_R::new(((self.bits >> 1) & 1) != 0)
}
#[doc = "Bit 2 - AHB Error"]
#[inline(always)]
pub fn ahberr(&self) -> AHBERR_R {
AHBERR_R::new(((self.bits >> 2) & 1) != 0)
}
#[doc = "Bit 3 - Setup Phase Done"]
#[inline(always)]
pub fn setup(&self) -> SETUP_R {
SETUP_R::new(((self.bits >> 3) & 1) != 0)
}
#[doc = "Bit 4 - OUT Token Received When Endpoint Disabled"]
#[inline(always)]
pub fn outtknepdis(&self) -> OUTTKNEPDIS_R {
OUTTKNEPDIS_R::new(((self.bits >> 4) & 1) != 0)
}
#[doc = "Bit 5 - Status Phase Received For Control Write"]
#[inline(always)]
pub fn stsphsercvd(&self) -> STSPHSERCVD_R {
STSPHSERCVD_R::new(((self.bits >> 5) & 1) != 0)
}
#[doc = "Bit 6 - Back-to-Back SETUP Packets Received"]
#[inline(always)]
pub fn back2backsetup(&self) -> BACK2BACKSETUP_R {
BACK2BACKSETUP_R::new(((self.bits >> 6) & 1) != 0)
}
#[doc = "Bit 8 - OUT Packet Error"]
#[inline(always)]
pub fn outpkterr(&self) -> OUTPKTERR_R {
OUTPKTERR_R::new(((self.bits >> 8) & 1) != 0)
}
#[doc = "Bit 11 - Packet Drop Status"]
#[inline(always)]
pub fn pktdrpsts(&self) -> PKTDRPSTS_R {
PKTDRPSTS_R::new(((self.bits >> 11) & 1) != 0)
}
#[doc = "Bit 12 - Babble Error"]
#[inline(always)]
pub fn bbleerr(&self) -> BBLEERR_R {
BBLEERR_R::new(((self.bits >> 12) & 1) != 0)
}
#[doc = "Bit 13 - NAK Interrupt"]
#[inline(always)]
pub fn nakintrpt(&self) -> NAKINTRPT_R {
NAKINTRPT_R::new(((self.bits >> 13) & 1) != 0)
}
#[doc = "Bit 15"]
#[inline(always)]
pub fn stuppktrcvd(&self) -> STUPPKTRCVD_R {
STUPPKTRCVD_R::new(((self.bits >> 15) & 1) != 0)
}
}
impl W {
#[doc = "Bit 0 - Transfer Completed Interrupt"]
#[inline(always)]
#[must_use]
pub fn xfercompl(&mut self) -> XFERCOMPL_W<0> {
XFERCOMPL_W::new(self)
}
#[doc = "Bit 1 - Endpoint Disabled Interrupt"]
#[inline(always)]
#[must_use]
pub fn epdisbld(&mut self) -> EPDISBLD_W<1> {
EPDISBLD_W::new(self)
}
#[doc = "Bit 2 - AHB Error"]
#[inline(always)]
#[must_use]
pub fn ahberr(&mut self) -> AHBERR_W<2> {
AHBERR_W::new(self)
}
#[doc = "Bit 3 - Setup Phase Done"]
#[inline(always)]
#[must_use]
pub fn setup(&mut self) -> SETUP_W<3> {
SETUP_W::new(self)
}
#[doc = "Bit 4 - OUT Token Received When Endpoint Disabled"]
#[inline(always)]
#[must_use]
pub fn outtknepdis(&mut self) -> OUTTKNEPDIS_W<4> {
OUTTKNEPDIS_W::new(self)
}
#[doc = "Bit 5 - Status Phase Received For Control Write"]
#[inline(always)]
#[must_use]
pub fn stsphsercvd(&mut self) -> STSPHSERCVD_W<5> {
STSPHSERCVD_W::new(self)
}
#[doc = "Bit 6 - Back-to-Back SETUP Packets Received"]
#[inline(always)]
#[must_use]
pub fn back2backsetup(&mut self) -> BACK2BACKSETUP_W<6> {
BACK2BACKSETUP_W::new(self)
}
#[doc = "Bit 8 - OUT Packet Error"]
#[inline(always)]
#[must_use]
pub fn outpkterr(&mut self) -> OUTPKTERR_W<8> {
OUTPKTERR_W::new(self)
}
#[doc = "Bit 11 - Packet Drop Status"]
#[inline(always)]
#[must_use]
pub fn pktdrpsts(&mut self) -> PKTDRPSTS_W<11> {
PKTDRPSTS_W::new(self)
}
#[doc = "Bit 12 - Babble Error"]
#[inline(always)]
#[must_use]
pub fn bbleerr(&mut self) -> BBLEERR_W<12> {
BBLEERR_W::new(self)
}
#[doc = "Bit 13 - NAK Interrupt"]
#[inline(always)]
#[must_use]
pub fn nakintrpt(&mut self) -> NAKINTRPT_W<13> {
NAKINTRPT_W::new(self)
}
#[doc = "Bit 15"]
#[inline(always)]
#[must_use]
pub fn stuppktrcvd(&mut self) -> STUPPKTRCVD_W<15> {
STUPPKTRCVD_W::new(self)
}
#[doc = "Writes raw bits to the register."]
#[inline(always)]
pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
self.0.bits(bits);
self
}
}
#[doc = "Device OUT Endpoint x+1 Interrupt Register\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [doep3_int](index.html) module"]
pub struct DOEP3_INT_SPEC;
impl crate::RegisterSpec for DOEP3_INT_SPEC {
type Ux = u32;
}
#[doc = "`read()` method returns [doep3_int::R](R) reader structure"]
impl crate::Readable for DOEP3_INT_SPEC {
type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [doep3_int::W](W) writer structure"]
impl crate::Writable for DOEP3_INT_SPEC {
type Writer = W;
const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
#[doc = "`reset()` method sets DOEP3_INT to value 0"]
impl crate::Resettable for DOEP3_INT_SPEC {
const RESET_VALUE: Self::Ux = 0;
}