1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155

#[doc = "Register `STARTUP` reader"]
pub struct R(crate::R<STARTUP_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<STARTUP_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<STARTUP_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<STARTUP_SPEC>) -> Self {
        R(reader)
    }
}
#[doc = "Register `STARTUP` writer"]
pub struct W(crate::W<STARTUP_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<STARTUP_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<STARTUP_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<STARTUP_SPEC>) -> Self {
        W(writer)
    }
}
#[doc = "Field `STDLY0` reader - Startup Delay 0"]
pub type STDLY0_R = crate::FieldReader<u16, u16>;
#[doc = "Field `STDLY0` writer - Startup Delay 0"]
pub type STDLY0_W<'a, const O: u8> = crate::FieldWriter<'a, u32, STARTUP_SPEC, u16, u16, 10, O>;
#[doc = "Field `STDLY1` reader - Startup Delay 0"]
pub type STDLY1_R = crate::FieldReader<u16, u16>;
#[doc = "Field `STDLY1` writer - Startup Delay 0"]
pub type STDLY1_W<'a, const O: u8> = crate::FieldWriter<'a, u32, STARTUP_SPEC, u16, u16, 10, O>;
#[doc = "Field `ASTWAIT` reader - Active Startup Wait"]
pub type ASTWAIT_R = crate::BitReader<bool>;
#[doc = "Field `ASTWAIT` writer - Active Startup Wait"]
pub type ASTWAIT_W<'a, const O: u8> = crate::BitWriter<'a, u32, STARTUP_SPEC, bool, O>;
#[doc = "Field `STWSEN` reader - Startup Waitstates Enable"]
pub type STWSEN_R = crate::BitReader<bool>;
#[doc = "Field `STWSEN` writer - Startup Waitstates Enable"]
pub type STWSEN_W<'a, const O: u8> = crate::BitWriter<'a, u32, STARTUP_SPEC, bool, O>;
#[doc = "Field `STWSAEN` reader - Startup Waitstates Always Enable"]
pub type STWSAEN_R = crate::BitReader<bool>;
#[doc = "Field `STWSAEN` writer - Startup Waitstates Always Enable"]
pub type STWSAEN_W<'a, const O: u8> = crate::BitWriter<'a, u32, STARTUP_SPEC, bool, O>;
#[doc = "Field `STWS` reader - Startup Waitstates"]
pub type STWS_R = crate::FieldReader<u8, u8>;
#[doc = "Field `STWS` writer - Startup Waitstates"]
pub type STWS_W<'a, const O: u8> = crate::FieldWriter<'a, u32, STARTUP_SPEC, u8, u8, 3, O>;
impl R {
    #[doc = "Bits 0:9 - Startup Delay 0"]
    #[inline(always)]
    pub fn stdly0(&self) -> STDLY0_R {
        STDLY0_R::new((self.bits & 0x03ff) as u16)
    }
    #[doc = "Bits 12:21 - Startup Delay 0"]
    #[inline(always)]
    pub fn stdly1(&self) -> STDLY1_R {
        STDLY1_R::new(((self.bits >> 12) & 0x03ff) as u16)
    }
    #[doc = "Bit 24 - Active Startup Wait"]
    #[inline(always)]
    pub fn astwait(&self) -> ASTWAIT_R {
        ASTWAIT_R::new(((self.bits >> 24) & 1) != 0)
    }
    #[doc = "Bit 25 - Startup Waitstates Enable"]
    #[inline(always)]
    pub fn stwsen(&self) -> STWSEN_R {
        STWSEN_R::new(((self.bits >> 25) & 1) != 0)
    }
    #[doc = "Bit 26 - Startup Waitstates Always Enable"]
    #[inline(always)]
    pub fn stwsaen(&self) -> STWSAEN_R {
        STWSAEN_R::new(((self.bits >> 26) & 1) != 0)
    }
    #[doc = "Bits 28:30 - Startup Waitstates"]
    #[inline(always)]
    pub fn stws(&self) -> STWS_R {
        STWS_R::new(((self.bits >> 28) & 7) as u8)
    }
}
impl W {
    #[doc = "Bits 0:9 - Startup Delay 0"]
    #[inline(always)]
    #[must_use]
    pub fn stdly0(&mut self) -> STDLY0_W<0> {
        STDLY0_W::new(self)
    }
    #[doc = "Bits 12:21 - Startup Delay 0"]
    #[inline(always)]
    #[must_use]
    pub fn stdly1(&mut self) -> STDLY1_W<12> {
        STDLY1_W::new(self)
    }
    #[doc = "Bit 24 - Active Startup Wait"]
    #[inline(always)]
    #[must_use]
    pub fn astwait(&mut self) -> ASTWAIT_W<24> {
        ASTWAIT_W::new(self)
    }
    #[doc = "Bit 25 - Startup Waitstates Enable"]
    #[inline(always)]
    #[must_use]
    pub fn stwsen(&mut self) -> STWSEN_W<25> {
        STWSEN_W::new(self)
    }
    #[doc = "Bit 26 - Startup Waitstates Always Enable"]
    #[inline(always)]
    #[must_use]
    pub fn stwsaen(&mut self) -> STWSAEN_W<26> {
        STWSAEN_W::new(self)
    }
    #[doc = "Bits 28:30 - Startup Waitstates"]
    #[inline(always)]
    #[must_use]
    pub fn stws(&mut self) -> STWS_W<28> {
        STWS_W::new(self)
    }
    #[doc = "Writes raw bits to the register."]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
#[doc = "Startup Control\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [startup](index.html) module"]
pub struct STARTUP_SPEC;
impl crate::RegisterSpec for STARTUP_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [startup::R](R) reader structure"]
impl crate::Readable for STARTUP_SPEC {
    type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [startup::W](W) writer structure"]
impl crate::Writable for STARTUP_SPEC {
    type Writer = W;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
#[doc = "`reset()` method sets STARTUP to value 0x1300_1054"]
impl crate::Resettable for STARTUP_SPEC {
    const RESET_VALUE: Self::Ux = 0x1300_1054;
}