1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
#[doc = "Register `DEVINSTRWRCONFIG` reader"]
pub struct R(crate::R<DEVINSTRWRCONFIG_SPEC>);
impl core::ops::Deref for R {
type Target = crate::R<DEVINSTRWRCONFIG_SPEC>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
impl From<crate::R<DEVINSTRWRCONFIG_SPEC>> for R {
#[inline(always)]
fn from(reader: crate::R<DEVINSTRWRCONFIG_SPEC>) -> Self {
R(reader)
}
}
#[doc = "Register `DEVINSTRWRCONFIG` writer"]
pub struct W(crate::W<DEVINSTRWRCONFIG_SPEC>);
impl core::ops::Deref for W {
type Target = crate::W<DEVINSTRWRCONFIG_SPEC>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
impl core::ops::DerefMut for W {
#[inline(always)]
fn deref_mut(&mut self) -> &mut Self::Target {
&mut self.0
}
}
impl From<crate::W<DEVINSTRWRCONFIG_SPEC>> for W {
#[inline(always)]
fn from(writer: crate::W<DEVINSTRWRCONFIG_SPEC>) -> Self {
W(writer)
}
}
#[doc = "Field `WROPCODE` reader - Write Opcode"]
pub type WROPCODE_R = crate::FieldReader<u8, u8>;
#[doc = "Field `WROPCODE` writer - Write Opcode"]
pub type WROPCODE_W<'a, const O: u8> =
crate::FieldWriter<'a, u32, DEVINSTRWRCONFIG_SPEC, u8, u8, 8, O>;
#[doc = "Field `WELDIS` reader - WEL Disable"]
pub type WELDIS_R = crate::BitReader<bool>;
#[doc = "Field `WELDIS` writer - WEL Disable"]
pub type WELDIS_W<'a, const O: u8> = crate::BitWriter<'a, u32, DEVINSTRWRCONFIG_SPEC, bool, O>;
#[doc = "Field `ADDRXFERTYPESTDMODE` reader - Address Transfer Type for Standard SPI Modes"]
pub type ADDRXFERTYPESTDMODE_R = crate::FieldReader<u8, u8>;
#[doc = "Field `ADDRXFERTYPESTDMODE` writer - Address Transfer Type for Standard SPI Modes"]
pub type ADDRXFERTYPESTDMODE_W<'a, const O: u8> =
crate::FieldWriter<'a, u32, DEVINSTRWRCONFIG_SPEC, u8, u8, 2, O>;
#[doc = "Field `DATAXFERTYPEEXTMODE` reader - Data Transfer Type for Standard SPI Modes"]
pub type DATAXFERTYPEEXTMODE_R = crate::FieldReader<u8, u8>;
#[doc = "Field `DATAXFERTYPEEXTMODE` writer - Data Transfer Type for Standard SPI Modes"]
pub type DATAXFERTYPEEXTMODE_W<'a, const O: u8> =
crate::FieldWriter<'a, u32, DEVINSTRWRCONFIG_SPEC, u8, u8, 2, O>;
#[doc = "Field `DUMMYWRCLKCYCLES` reader - Dummy Write Clock Cycles"]
pub type DUMMYWRCLKCYCLES_R = crate::FieldReader<u8, u8>;
#[doc = "Field `DUMMYWRCLKCYCLES` writer - Dummy Write Clock Cycles"]
pub type DUMMYWRCLKCYCLES_W<'a, const O: u8> =
crate::FieldWriter<'a, u32, DEVINSTRWRCONFIG_SPEC, u8, u8, 5, O>;
impl R {
#[doc = "Bits 0:7 - Write Opcode"]
#[inline(always)]
pub fn wropcode(&self) -> WROPCODE_R {
WROPCODE_R::new((self.bits & 0xff) as u8)
}
#[doc = "Bit 8 - WEL Disable"]
#[inline(always)]
pub fn weldis(&self) -> WELDIS_R {
WELDIS_R::new(((self.bits >> 8) & 1) != 0)
}
#[doc = "Bits 12:13 - Address Transfer Type for Standard SPI Modes"]
#[inline(always)]
pub fn addrxfertypestdmode(&self) -> ADDRXFERTYPESTDMODE_R {
ADDRXFERTYPESTDMODE_R::new(((self.bits >> 12) & 3) as u8)
}
#[doc = "Bits 16:17 - Data Transfer Type for Standard SPI Modes"]
#[inline(always)]
pub fn dataxfertypeextmode(&self) -> DATAXFERTYPEEXTMODE_R {
DATAXFERTYPEEXTMODE_R::new(((self.bits >> 16) & 3) as u8)
}
#[doc = "Bits 24:28 - Dummy Write Clock Cycles"]
#[inline(always)]
pub fn dummywrclkcycles(&self) -> DUMMYWRCLKCYCLES_R {
DUMMYWRCLKCYCLES_R::new(((self.bits >> 24) & 0x1f) as u8)
}
}
impl W {
#[doc = "Bits 0:7 - Write Opcode"]
#[inline(always)]
#[must_use]
pub fn wropcode(&mut self) -> WROPCODE_W<0> {
WROPCODE_W::new(self)
}
#[doc = "Bit 8 - WEL Disable"]
#[inline(always)]
#[must_use]
pub fn weldis(&mut self) -> WELDIS_W<8> {
WELDIS_W::new(self)
}
#[doc = "Bits 12:13 - Address Transfer Type for Standard SPI Modes"]
#[inline(always)]
#[must_use]
pub fn addrxfertypestdmode(&mut self) -> ADDRXFERTYPESTDMODE_W<12> {
ADDRXFERTYPESTDMODE_W::new(self)
}
#[doc = "Bits 16:17 - Data Transfer Type for Standard SPI Modes"]
#[inline(always)]
#[must_use]
pub fn dataxfertypeextmode(&mut self) -> DATAXFERTYPEEXTMODE_W<16> {
DATAXFERTYPEEXTMODE_W::new(self)
}
#[doc = "Bits 24:28 - Dummy Write Clock Cycles"]
#[inline(always)]
#[must_use]
pub fn dummywrclkcycles(&mut self) -> DUMMYWRCLKCYCLES_W<24> {
DUMMYWRCLKCYCLES_W::new(self)
}
#[doc = "Writes raw bits to the register."]
#[inline(always)]
pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
self.0.bits(bits);
self
}
}
#[doc = "Device Write Instruction Configuration Register\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [devinstrwrconfig](index.html) module"]
pub struct DEVINSTRWRCONFIG_SPEC;
impl crate::RegisterSpec for DEVINSTRWRCONFIG_SPEC {
type Ux = u32;
}
#[doc = "`read()` method returns [devinstrwrconfig::R](R) reader structure"]
impl crate::Readable for DEVINSTRWRCONFIG_SPEC {
type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [devinstrwrconfig::W](W) writer structure"]
impl crate::Writable for DEVINSTRWRCONFIG_SPEC {
type Writer = W;
const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
#[doc = "`reset()` method sets DEVINSTRWRCONFIG to value 0x02"]
impl crate::Resettable for DEVINSTRWRCONFIG_SPEC {
const RESET_VALUE: Self::Ux = 0x02;
}