1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
#[doc = "Register `SEQCTRLB` reader"]
pub struct R(crate::R<SEQCTRLB_SPEC>);
impl core::ops::Deref for R {
type Target = crate::R<SEQCTRLB_SPEC>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
impl From<crate::R<SEQCTRLB_SPEC>> for R {
#[inline(always)]
fn from(reader: crate::R<SEQCTRLB_SPEC>) -> Self {
R(reader)
}
}
#[doc = "Register `SEQCTRLB` writer"]
pub struct W(crate::W<SEQCTRLB_SPEC>);
impl core::ops::Deref for W {
type Target = crate::W<SEQCTRLB_SPEC>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
impl core::ops::DerefMut for W {
#[inline(always)]
fn deref_mut(&mut self) -> &mut Self::Target {
&mut self.0
}
}
impl From<crate::W<SEQCTRLB_SPEC>> for W {
#[inline(always)]
fn from(writer: crate::W<SEQCTRLB_SPEC>) -> Self {
W(writer)
}
}
#[doc = "Field `LENGTHB` reader - Buffer Length B in Bytes"]
pub type LENGTHB_R = crate::FieldReader<u16, u16>;
#[doc = "Field `LENGTHB` writer - Buffer Length B in Bytes"]
pub type LENGTHB_W<'a, const O: u8> = crate::FieldWriter<'a, u32, SEQCTRLB_SPEC, u16, u16, 14, O>;
#[doc = "Field `DMA0PRESB` reader - DMA0 Preserve B"]
pub type DMA0PRESB_R = crate::BitReader<bool>;
#[doc = "Field `DMA0PRESB` writer - DMA0 Preserve B"]
pub type DMA0PRESB_W<'a, const O: u8> = crate::BitWriter<'a, u32, SEQCTRLB_SPEC, bool, O>;
#[doc = "Field `DMA1PRESB` reader - DMA1 Preserve B"]
pub type DMA1PRESB_R = crate::BitReader<bool>;
#[doc = "Field `DMA1PRESB` writer - DMA1 Preserve B"]
pub type DMA1PRESB_W<'a, const O: u8> = crate::BitWriter<'a, u32, SEQCTRLB_SPEC, bool, O>;
impl R {
#[doc = "Bits 0:13 - Buffer Length B in Bytes"]
#[inline(always)]
pub fn lengthb(&self) -> LENGTHB_R {
LENGTHB_R::new((self.bits & 0x3fff) as u16)
}
#[doc = "Bit 28 - DMA0 Preserve B"]
#[inline(always)]
pub fn dma0presb(&self) -> DMA0PRESB_R {
DMA0PRESB_R::new(((self.bits >> 28) & 1) != 0)
}
#[doc = "Bit 29 - DMA1 Preserve B"]
#[inline(always)]
pub fn dma1presb(&self) -> DMA1PRESB_R {
DMA1PRESB_R::new(((self.bits >> 29) & 1) != 0)
}
}
impl W {
#[doc = "Bits 0:13 - Buffer Length B in Bytes"]
#[inline(always)]
#[must_use]
pub fn lengthb(&mut self) -> LENGTHB_W<0> {
LENGTHB_W::new(self)
}
#[doc = "Bit 28 - DMA0 Preserve B"]
#[inline(always)]
#[must_use]
pub fn dma0presb(&mut self) -> DMA0PRESB_W<28> {
DMA0PRESB_W::new(self)
}
#[doc = "Bit 29 - DMA1 Preserve B"]
#[inline(always)]
#[must_use]
pub fn dma1presb(&mut self) -> DMA1PRESB_W<29> {
DMA1PRESB_W::new(self)
}
#[doc = "Writes raw bits to the register."]
#[inline(always)]
pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
self.0.bits(bits);
self
}
}
#[doc = "Sequence Control B\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [seqctrlb](index.html) module"]
pub struct SEQCTRLB_SPEC;
impl crate::RegisterSpec for SEQCTRLB_SPEC {
type Ux = u32;
}
#[doc = "`read()` method returns [seqctrlb::R](R) reader structure"]
impl crate::Readable for SEQCTRLB_SPEC {
type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [seqctrlb::W](W) writer structure"]
impl crate::Writable for SEQCTRLB_SPEC {
type Writer = W;
const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
#[doc = "`reset()` method sets SEQCTRLB to value 0"]
impl crate::Resettable for SEQCTRLB_SPEC {
const RESET_VALUE: Self::Ux = 0;
}