1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
#![cfg_attr(not(feature = "hal"), no_std)]
#[macro_use]
extern crate log;
extern crate embedded_hal;
#[cfg(feature = "mock")]
extern crate std;
#[cfg(feature = "mock")]
pub mod mock;
#[cfg(feature = "ffi")]
extern crate libc;
#[cfg(feature = "ffi")]
pub mod ffi;
#[cfg(feature = "serde")]
extern crate serde;
#[cfg(feature = "toml")]
extern crate toml;
#[cfg(feature = "simplelog")]
extern crate simplelog;
#[cfg(feature = "hal-linux")]
extern crate linux_embedded_hal;
#[cfg(feature = "hal-cp2130")]
extern crate driver_cp2130;
#[cfg(feature = "hal")]
pub mod hal;
pub mod wrapper;
pub trait ManagedChipSelect {}
pub trait Hal<E>:
PrefixWrite<Error = E>
+ PrefixRead<Error = E>
+ embedded_hal::spi::blocking::Transactional<u8, Error = E>
+ Busy<Error = E>
+ Ready<Error = E>
+ Reset<Error = E>
+ embedded_hal::delay::blocking::DelayMs<u32>
+ embedded_hal::delay::blocking::DelayUs<u32>
{
}
impl<T, E> Hal<E> for T where
T: PrefixWrite<Error = E>
+ PrefixRead<Error = E>
+ embedded_hal::spi::blocking::Transactional<u8, Error = E>
+ Busy<Error = E>
+ Ready<Error = E>
+ Reset<Error = E>
+ embedded_hal::delay::blocking::DelayMs<u32>
+ embedded_hal::delay::blocking::DelayUs<u32>
{
}
pub trait PrefixRead {
type Error;
fn prefix_read(&mut self, prefix: &[u8], data: &mut [u8]) -> Result<(), Self::Error>;
}
pub trait PrefixWrite {
type Error;
fn prefix_write(&mut self, prefix: &[u8], data: &[u8]) -> Result<(), Self::Error>;
}
pub type Transaction<'a> = embedded_hal::spi::blocking::Operation<'a, u8>;
pub trait ChipSelect {
type Error;
fn set_cs(&mut self, state: PinState) -> Result<(), Self::Error>;
}
pub trait Busy {
type Error;
fn get_busy(&mut self) -> Result<PinState, Self::Error>;
}
pub trait Reset {
type Error;
fn set_reset(&mut self, state: PinState) -> Result<(), Self::Error>;
}
pub trait Ready {
type Error;
fn get_ready(&mut self) -> Result<PinState, Self::Error>;
}
#[derive(Debug, Clone, PartialEq)]
pub enum Error<SpiError, PinError, DelayError> {
Spi(SpiError),
Pin(PinError),
Delay(DelayError),
Aborted,
}
#[derive(Debug, Clone, PartialEq)]
pub enum PinState {
Low,
High,
}
use embedded_hal::spi::blocking::{Transactional, Operation};
impl<T> PrefixWrite for T
where
T: Transactional<u8>,
<T as Transactional<u8>>::Error: core::fmt::Debug,
{
type Error = <T as Transactional<u8>>::Error;
fn prefix_write(&mut self, prefix: &[u8], data: &[u8]) -> Result<(), Self::Error> {
let mut ops = [Operation::Write(prefix), Operation::Write(data)];
self.exec(&mut ops)?;
Ok(())
}
}
impl<T> PrefixRead for T
where
T: Transactional<u8>,
<T as Transactional<u8>>::Error: core::fmt::Debug,
{
type Error = <T as Transactional<u8>>::Error;
fn prefix_read<'a>(
&mut self,
prefix: &[u8],
data: &'a mut [u8],
) -> Result<(), Self::Error> {
let mut ops = [
Operation::Write(prefix),
Operation::Transfer(data),
];
self.exec(&mut ops)?;
Ok(())
}
}