Module xmc4100::scu_clk

source ·
Expand description

System Control Unit

Modules

CCU Clock Control Register
Peripheral 0 Clock Gating Clear
Peripheral 1 Clock Gating Clear
Peripheral 2 Clock Gating Clear
Peripheral 0 Clock Gating Set
Peripheral 1 Clock Gating Set
Peripheral 2 Clock Gating Set
Peripheral 0 Clock Gating Status
Peripheral 1 Clock Gating Status
Peripheral 2 Clock Gating Status
CLK Clear Register
CLK Set Register
Clock Status Register
CPU Clock Control Register
Deep Sleep Control Register
External Clock Control
Multi-Link Clock Control
Peripheral Bus Clock Control Register
Sleep Control Register
System Clock Control Register
USB Clock Control Register
WDT Clock Control Register

Structs

CCU Clock Control Register
Peripheral 0 Clock Gating Clear
Peripheral 1 Clock Gating Clear
Peripheral 2 Clock Gating Clear
Peripheral 0 Clock Gating Set
Peripheral 1 Clock Gating Set
Peripheral 2 Clock Gating Set
Peripheral 0 Clock Gating Status
Peripheral 1 Clock Gating Status
Peripheral 2 Clock Gating Status
CLK Clear Register
CLK Set Register
Clock Status Register
CPU Clock Control Register
Deep Sleep Control Register
External Clock Control
Multi-Link Clock Control
Peripheral Bus Clock Control Register
Register block
Sleep Control Register
System Clock Control Register
USB Clock Control Register
WDT Clock Control Register