Constant xc2bit::INPUTS_PER_ANDTERM
[−]
[src]
pub const INPUTS_PER_ANDTERM: usize=
40
The number of inputs from the ZIA interconnect into the AND gate section of each PLA. This is an unchangeable property of the architecture of the CPLD.