Expand description
Functions to read and write control registers.
Re-exports
Structs
Various control flags modifying the basic operation of the CPU.
Contains the Page Fault Linear Address (PFLA).
Contains the physical address of the highest-level page table.
Controls cache settings for the highest-level page table.
Contains various control flags that enable architectural extensions, and indicate support for specific processor capabilities.