1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
use bitflags::*;
use crate::arch::{_xgetbv, _xsetbv};
use core::arch::asm;
bitflags! {
pub struct Cr0: usize {
const CR0_ENABLE_PAGING = 1 << 31;
const CR0_CACHE_DISABLE = 1 << 30;
const CR0_NOT_WRITE_THROUGH = 1 << 29;
const CR0_ALIGNMENT_MASK = 1 << 18;
const CR0_WRITE_PROTECT = 1 << 16;
const CR0_NUMERIC_ERROR = 1 << 5;
const CR0_EXTENSION_TYPE = 1 << 4;
const CR0_TASK_SWITCHED = 1 << 3;
const CR0_EMULATE_COPROCESSOR = 1 << 2;
const CR0_MONITOR_COPROCESSOR = 1 << 1;
const CR0_PROTECTED_MODE = 1 << 0;
}
}
bitflags! {
pub struct Cr4: usize {
const CR4_ENABLE_PROTECTION_KEY = 1 << 22;
const CR4_ENABLE_SMAP = 1 << 21;
const CR4_ENABLE_SMEP = 1 << 20;
const CR4_ENABLE_OS_XSAVE = 1 << 18;
const CR4_ENABLE_PCID = 1 << 17;
const CR4_ENABLE_FSGSBASE = 1 << 16;
const CR4_ENABLE_SMX = 1 << 14;
const CR4_ENABLE_VMX = 1 << 13;
const CR4_ENABLE_LA57 = 1 << 12;
const CR4_ENABLE_UMIP = 1 << 11;
const CR4_UNMASKED_SSE = 1 << 10;
const CR4_ENABLE_SSE = 1 << 9;
const CR4_ENABLE_PPMC = 1 << 8;
const CR4_ENABLE_GLOBAL_PAGES = 1 << 7;
const CR4_ENABLE_MACHINE_CHECK = 1 << 6;
const CR4_ENABLE_PAE = 1 << 5;
const CR4_ENABLE_PSE = 1 << 4;
const CR4_DEBUGGING_EXTENSIONS = 1 << 3;
const CR4_TIME_STAMP_DISABLE = 1 << 2;
const CR4_VIRTUAL_INTERRUPTS = 1 << 1;
const CR4_ENABLE_VME = 1 << 0;
}
}
bitflags! {
pub struct Xcr0: u64 {
const XCR0_PKRU_STATE = 1 << 9;
const XCR0_HI16_ZMM_STATE = 1 << 7;
const XCR0_ZMM_HI256_STATE = 1 << 6;
const XCR0_OPMASK_STATE = 1 << 5;
const XCR0_BNDCSR_STATE = 1 << 4;
const XCR0_BNDREG_STATE = 1 << 3;
const XCR0_AVX_STATE = 1 << 2;
const XCR0_SSE_STATE = 1 << 1;
const XCR0_FPU_MMX_STATE = 1 << 0;
}
}
pub unsafe fn cr0() -> Cr0 {
let ret: usize;
asm!("mov %cr0, {0}", out(reg) ret, options(att_syntax));
Cr0::from_bits_truncate(ret)
}
pub unsafe fn cr0_write(val: Cr0) {
asm!("mov {0}, %cr0", in(reg) val.bits, options(att_syntax));
}
pub unsafe fn cr2() -> usize {
let ret: usize;
asm!("mov %cr2, {0}", out(reg) ret, options(att_syntax));
ret
}
pub unsafe fn cr2_write(val: u64) {
asm!("mov {0}, %cr2", in(reg) val as usize, options(att_syntax));
}
pub unsafe fn cr3() -> u64 {
let ret: usize;
asm!("mov %cr3, {0}", out(reg) ret, options(att_syntax));
ret as u64
}
pub unsafe fn cr3_write(val: u64) {
asm!("mov {0}, %cr3", in(reg) val as usize, options(att_syntax));
}
pub unsafe fn cr4() -> Cr4 {
let ret: usize;
asm!("mov %cr4, {0}", out(reg) ret, options(att_syntax));
Cr4::from_bits_truncate(ret)
}
pub unsafe fn cr4_write(val: Cr4) {
asm!("mov {0}, %cr4", in(reg) val.bits, options(att_syntax));
}
pub unsafe fn xcr0() -> Xcr0 {
Xcr0::from_bits_truncate(_xgetbv(0))
}
pub unsafe fn xcr0_write(val: Xcr0) {
_xsetbv(0, val.bits);
}